Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b5f18ba8 authored by Baoyou Xie's avatar Baoyou Xie Committed by Mark Brown
Browse files

ASoC: zx-i2s: Add the info of pclk to the binding document for zx2967 family 



ZTE's zx2967 I2S controller driver introduces pclk, this
patch documents this fact.

Signed-off-by: default avatarBaoyou Xie <baoyou.xie@linaro.org>
Signed-off-by: default avatarMark Brown <broonie@kernel.org>
parent 6c2494f3

Documentation/devicetree/bindings/sound/zte,zx-i2s.txt

+8 −6
Original line number Diff line number Diff line 
ZTE ZX296702 I2S controller



Required properties:

 - compatible : Must be "zte,zx296702-i2s"

 - compatible : Must be one of:

	"zte,zx296718-i2s", "zte,zx296702-i2s"

	"zte,zx296702-i2s"

 - reg : Must contain I2S core's registers location and length

 - clocks : Pairs of phandle and specifier referencing the controller's clocks.

 - clock-names: "tx" for the clock to the I2S interface.

 - clock-names: "wclk" for the wclk, "pclk" for the pclk to the I2S interface.

 - dmas: Pairs of phandle and specifier for the DMA channel that is used by

   the core. The core expects two dma channels for transmit.

 - dma-names : Must be "tx" and "rx"
@@ -16,12 +18,12 @@ please check: 
	* dma/dma.txt



Example:

	i2s0: i2s0@0b005000 {

	i2s0: i2s@b005000 {

		#sound-dai-cells = <0>;

		compatible = "zte,zx296702-i2s";

		compatible = "zte,zx296718-i2s", "zte,zx296702-i2s";

		reg = <0x0b005000 0x1000>;

		clocks = <&lsp0clk ZX296702_I2S0_DIV>;

		clock-names = "tx";

		clocks = <&audiocrm AUDIO_I2S0_WCLK>, <&audiocrm AUDIO_I2S0_PCLK>;

		clock-names = "wclk", "pclk";

		interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;

		dmas = <&dma 5>, <&dma 6>;

		dma-names = "tx", "rx";