Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b23b6451 authored by Andy Lutomirski's avatar Andy Lutomirski Committed by Herbert Xu
Browse files

crypto: aesni-intel - Merge with fpu.ko 

Loading fpu without aesni-intel does nothing.  Loading aesni-intel
without fpu causes modes like xts to fail.  (Unloading
aesni-intel will restore those modes.)

One solution would be to make aesni-intel depend on fpu, but it
seems cleaner to just combine the modules.

This is probably responsible for bugs like:
https://bugzilla.redhat.com/show_bug.cgi?id=589390



Signed-off-by: default avatarAndy Lutomirski <luto@mit.edu>
Signed-off-by: default avatarHerbert Xu <herbert@gondor.apana.org.au>
parent 6ef84509

arch/x86/crypto/Makefile

+1 −3
Original line number Diff line number Diff line
@@ -2,8 +2,6 @@ 
# Arch-specific CryptoAPI modules.

#



obj-$(CONFIG_CRYPTO_FPU) += fpu.o



obj-$(CONFIG_CRYPTO_AES_586) += aes-i586.o

obj-$(CONFIG_CRYPTO_TWOFISH_586) += twofish-i586.o

obj-$(CONFIG_CRYPTO_SALSA20_586) += salsa20-i586.o
@@ -24,6 +22,6 @@ aes-x86_64-y := aes-x86_64-asm_64.o aes_glue.o 
twofish-x86_64-y := twofish-x86_64-asm_64.o twofish_glue.o

salsa20-x86_64-y := salsa20-x86_64-asm_64.o salsa20_glue.o



aesni-intel-y := aesni-intel_asm.o aesni-intel_glue.o

aesni-intel-y := aesni-intel_asm.o aesni-intel_glue.o fpu.o



ghash-clmulni-intel-y := ghash-clmulni-intel_asm.o ghash-clmulni-intel_glue.o

arch/x86/crypto/aesni-intel_glue.c

+8 −0
Original line number Diff line number Diff line
@@ -140,6 +140,9 @@ asmlinkage void aesni_gcm_dec(void *ctx, u8 *out, 
			u8 *hash_subkey, const u8 *aad, unsigned long aad_len,

			u8 *auth_tag, unsigned long auth_tag_len);



int crypto_fpu_init(void);

void crypto_fpu_exit(void);



static inline struct

aesni_rfc4106_gcm_ctx *aesni_rfc4106_gcm_ctx_get(struct crypto_aead *tfm)

{
@@ -1257,6 +1260,8 @@ static int __init aesni_init(void) 
		return -ENODEV;

	}



	if ((err = crypto_fpu_init()))

		goto fpu_err;

	if ((err = crypto_register_alg(&aesni_alg)))

		goto aes_err;

	if ((err = crypto_register_alg(&__aesni_alg)))
@@ -1334,6 +1339,7 @@ static int __init aesni_init(void) 
__aes_err:

	crypto_unregister_alg(&aesni_alg);

aes_err:

fpu_err:

	return err;

}
@@ -1363,6 +1369,8 @@ static void __exit aesni_exit(void) 
	crypto_unregister_alg(&blk_ecb_alg);

	crypto_unregister_alg(&__aesni_alg);

	crypto_unregister_alg(&aesni_alg);



	crypto_fpu_exit();

}



module_init(aesni_init);

arch/x86/crypto/fpu.c

+2 −8
Original line number Diff line number Diff line
@@ -150,18 +150,12 @@ static struct crypto_template crypto_fpu_tmpl = { 
	.module = THIS_MODULE,

};



static int __init crypto_fpu_module_init(void)

int __init crypto_fpu_init(void)

{

	return crypto_register_template(&crypto_fpu_tmpl);

}



static void __exit crypto_fpu_module_exit(void)

void __exit crypto_fpu_exit(void)

{

	crypto_unregister_template(&crypto_fpu_tmpl);

}
 


module_init(crypto_fpu_module_init);

module_exit(crypto_fpu_module_exit);



MODULE_LICENSE("GPL");

MODULE_DESCRIPTION("FPU block cipher wrapper");

crypto/Kconfig

+0 −6
Original line number Diff line number Diff line
@@ -264,11 +264,6 @@ config CRYPTO_XTS 
	  key size 256, 384 or 512 bits. This implementation currently

	  can't handle a sectorsize which is not a multiple of 16 bytes.



config CRYPTO_FPU

	tristate

	select CRYPTO_BLKCIPHER

	select CRYPTO_MANAGER



comment "Hash modes"



config CRYPTO_HMAC
@@ -543,7 +538,6 @@ config CRYPTO_AES_NI_INTEL 
	select CRYPTO_AES_586 if !64BIT

	select CRYPTO_CRYPTD

	select CRYPTO_ALGAPI

	select CRYPTO_FPU

	help

	  Use Intel AES-NI instructions for AES algorithm.