Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit b01c3994 authored by Juri Lelli's avatar Juri Lelli Committed by Sudeep Holla
Browse files

ARM: dts: vexpress: add TC2 cpu capacity-dmips-mhz information 



Add TC2 cpu capacity information.

Cc: Liviu Dudau <liviu.dudau@arm.com>
Cc: Sudeep Holla <sudeep.holla@arm.com>
Cc: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc: Rob Herring <robh+dt@kernel.org>
Cc: Pawel Moll <pawel.moll@arm.com>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Ian Campbell <ijc+devicetree@hellion.org.uk>
Cc: Kumar Gala <galak@codeaurora.org>
Cc: Russell King <linux@arm.linux.org.uk>
Cc: devicetree@vger.kernel.org
Signed-off-by: default avatarJuri Lelli <juri.lelli@arm.com>
Signed-off-by: default avatarSudeep Holla <sudeep.holla@arm.com>
parent 7f43049b

arch/arm/boot/dts/vexpress-v2p-ca15_a7.dts

+5 −0
Original line number Original line Diff line number Diff line
@@ -39,6 +39,7 @@ 
			reg = <0>;

			reg = <0>;

			cci-control-port = <&cci_control1>;

			cci-control-port = <&cci_control1>;

			cpu-idle-states = <&CLUSTER_SLEEP_BIG>;

			cpu-idle-states = <&CLUSTER_SLEEP_BIG>;

			capacity-dmips-mhz = <1024>;

		};

		};





		cpu1: cpu@1 {

		cpu1: cpu@1 {
@@ -47,6 +48,7 @@ 
			reg = <1>;

			reg = <1>;

			cci-control-port = <&cci_control1>;

			cci-control-port = <&cci_control1>;

			cpu-idle-states = <&CLUSTER_SLEEP_BIG>;

			cpu-idle-states = <&CLUSTER_SLEEP_BIG>;

			capacity-dmips-mhz = <1024>;

		};

		};





		cpu2: cpu@2 {

		cpu2: cpu@2 {
@@ -55,6 +57,7 @@ 
			reg = <0x100>;

			reg = <0x100>;

			cci-control-port = <&cci_control2>;

			cci-control-port = <&cci_control2>;

			cpu-idle-states = <&CLUSTER_SLEEP_LITTLE>;

			cpu-idle-states = <&CLUSTER_SLEEP_LITTLE>;

			capacity-dmips-mhz = <516>;

		};

		};





		cpu3: cpu@3 {

		cpu3: cpu@3 {
@@ -63,6 +66,7 @@ 
			reg = <0x101>;

			reg = <0x101>;

			cci-control-port = <&cci_control2>;

			cci-control-port = <&cci_control2>;

			cpu-idle-states = <&CLUSTER_SLEEP_LITTLE>;

			cpu-idle-states = <&CLUSTER_SLEEP_LITTLE>;

			capacity-dmips-mhz = <516>;

		};

		};





		cpu4: cpu@4 {

		cpu4: cpu@4 {
@@ -71,6 +75,7 @@ 
			reg = <0x102>;

			reg = <0x102>;

			cci-control-port = <&cci_control2>;

			cci-control-port = <&cci_control2>;

			cpu-idle-states = <&CLUSTER_SLEEP_LITTLE>;

			cpu-idle-states = <&CLUSTER_SLEEP_LITTLE>;

			capacity-dmips-mhz = <516>;

		};

		};





		idle-states {

		idle-states {