Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit aca7e592 authored by Jonathan Austin's avatar Jonathan Austin
Browse files

ARM: mpu: add PMSA related registers and bitfields to existing headers 



This patch adds the following definitions relevant to the PMSA:

Add SCTLR bit 17, (CR_BR - Background Region bit) to the list of CR_*
bitfields. This bit determines whether to use the architecturally defined
memory map

Add the MPUIR to the available registers when using read_cpuid macro. The
MPUIR is the MPU type register.

Signed-off-by: default avatarJonathan Austin <jonathan.austin@arm.com>
Reviewed-by: default avatarWill Deacon <will.deacon@arm.com>
CC:"Uwe Kleine-König" <u.kleine-koenig@pengutronix.de>
parent ed18bdc8

arch/arm/include/asm/cp15.h

+5 −0
Original line number Diff line number Diff line
@@ -23,6 +23,11 @@ 
#define CR_RR	(1 << 14)	/* Round Robin cache replacement	*/

#define CR_L4	(1 << 15)	/* LDR pc can set T bit			*/

#define CR_DT	(1 << 16)

#ifdef CONFIG_MMU

#define CR_HA	(1 << 17)	/* Hardware management of Access Flag   */

#else

#define CR_BR	(1 << 17)	/* MPU Background region enable (PMSA)  */

#endif

#define CR_IT	(1 << 18)

#define CR_ST	(1 << 19)

#define CR_FI	(1 << 21)	/* Fast interrupt (lower latency mode)	*/

arch/arm/include/asm/cputype.h

+1 −0
Original line number Diff line number Diff line
@@ -8,6 +8,7 @@ 
#define CPUID_CACHETYPE	1

#define CPUID_TCM	2

#define CPUID_TLBTYPE	3

#define CPUID_MPUIR	4

#define CPUID_MPIDR	5



#ifdef CONFIG_CPU_V7M