Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit aa3ac946 authored by Zhen Lei's avatar Zhen Lei Committed by Joerg Roedel
Browse files

iommu/iova: Make dma_32bit_pfn implicit 



Now that the cached node optimisation can apply to all allocations, the
couple of users which were playing tricks with dma_32bit_pfn in order to
benefit from it can stop doing so. Conversely, there is also no need for
all the other users to explicitly calculate a 'real' 32-bit PFN, when
init_iova_domain() can happily do that itself from the page granularity.

CC: Thierry Reding <thierry.reding@gmail.com>
CC: Jonathan Hunter <jonathanh@nvidia.com>
CC: David Airlie <airlied@linux.ie>
CC: Sudeep Dutt <sudeep.dutt@intel.com>
CC: Ashutosh Dixit <ashutosh.dixit@intel.com>
Signed-off-by: default avatarZhen Lei <thunder.leizhen@huawei.com>
Tested-by: default avatarArd Biesheuvel <ard.biesheuvel@linaro.org>
Tested-by: default avatarZhen Lei <thunder.leizhen@huawei.com>
Tested-by: default avatarNate Watterson <nwatters@codeaurora.org>
[rm: use iova_shift(), rewrote commit message]
Signed-off-by: default avatarRobin Murphy <robin.murphy@arm.com>
Signed-off-by: default avatarJoerg Roedel <jroedel@suse.de>
parent e60aa7b5

drivers/gpu/drm/tegra/drm.c

+1 −2
Original line number Diff line number Diff line
@@ -155,8 +155,7 @@ static int tegra_drm_load(struct drm_device *drm, unsigned long flags) 


		order = __ffs(tegra->domain->pgsize_bitmap);

		init_iova_domain(&tegra->carveout.domain, 1UL << order,

				 carveout_start >> order,

				 carveout_end >> order);

				 carveout_start >> order);



		tegra->carveout.shift = iova_shift(&tegra->carveout.domain);

		tegra->carveout.limit = carveout_end >> tegra->carveout.shift;

drivers/gpu/host1x/dev.c

+1 −2
Original line number Diff line number Diff line
@@ -198,8 +198,7 @@ static int host1x_probe(struct platform_device *pdev) 


		order = __ffs(host->domain->pgsize_bitmap);

		init_iova_domain(&host->iova, 1UL << order,

				 geometry->aperture_start >> order,

				 geometry->aperture_end >> order);

				 geometry->aperture_start >> order);

		host->iova_end = geometry->aperture_end;

	}

drivers/iommu/amd_iommu.c

+2 −5
Original line number Diff line number Diff line
@@ -63,7 +63,6 @@ 
/* IO virtual address start page frame number */

#define IOVA_START_PFN		(1)

#define IOVA_PFN(addr)		((addr) >> PAGE_SHIFT)

#define DMA_32BIT_PFN		IOVA_PFN(DMA_BIT_MASK(32))



/* Reserved IOVA ranges */

#define MSI_RANGE_START		(0xfee00000)
@@ -1788,8 +1787,7 @@ static struct dma_ops_domain *dma_ops_domain_alloc(void) 
	if (!dma_dom->domain.pt_root)

		goto free_dma_dom;



	init_iova_domain(&dma_dom->iovad, PAGE_SIZE,

			 IOVA_START_PFN, DMA_32BIT_PFN);

	init_iova_domain(&dma_dom->iovad, PAGE_SIZE, IOVA_START_PFN);



	if (init_iova_flush_queue(&dma_dom->iovad, iova_domain_flush_tlb, NULL))

		goto free_dma_dom;
@@ -2696,8 +2694,7 @@ static int init_reserved_iova_ranges(void) 
	struct pci_dev *pdev = NULL;

	struct iova *val;



	init_iova_domain(&reserved_iova_ranges, PAGE_SIZE,

			 IOVA_START_PFN, DMA_32BIT_PFN);

	init_iova_domain(&reserved_iova_ranges, PAGE_SIZE, IOVA_START_PFN);



	lockdep_set_class(&reserved_iova_ranges.iova_rbtree_lock,

			  &reserved_rbtree_key);

drivers/iommu/dma-iommu.c

+1 −17
Original line number Diff line number Diff line
@@ -292,18 +292,7 @@ int iommu_dma_init_domain(struct iommu_domain *domain, dma_addr_t base, 
		/* ...then finally give it a kicking to make sure it fits */

		base_pfn = max_t(unsigned long, base_pfn,

				domain->geometry.aperture_start >> order);

		end_pfn = min_t(unsigned long, end_pfn,

				domain->geometry.aperture_end >> order);

	}

	/*

	 * PCI devices may have larger DMA masks, but still prefer allocating

	 * within a 32-bit mask to avoid DAC addressing. Such limitations don't

	 * apply to the typical platform device, so for those we may as well

	 * leave the cache limit at the top of their range to save an rb_last()

	 * traversal on every allocation.

	 */

	if (dev && dev_is_pci(dev))

		end_pfn &= DMA_BIT_MASK(32) >> order;



	/* start_pfn is always nonzero for an already-initialised domain */

	if (iovad->start_pfn) {
@@ -312,16 +301,11 @@ int iommu_dma_init_domain(struct iommu_domain *domain, dma_addr_t base, 
			pr_warn("Incompatible range for DMA domain\n");

			return -EFAULT;

		}

		/*

		 * If we have devices with different DMA masks, move the free

		 * area cache limit down for the benefit of the smaller one.

		 */

		iovad->dma_32bit_pfn = min(end_pfn + 1, iovad->dma_32bit_pfn);



		return 0;

	}



	init_iova_domain(iovad, 1UL << order, base_pfn, end_pfn);

	init_iova_domain(iovad, 1UL << order, base_pfn);

	if (!dev)

		return 0;

drivers/iommu/intel-iommu.c

+3 −8
Original line number Diff line number Diff line
@@ -82,8 +82,6 @@ 
#define IOVA_START_PFN		(1)



#define IOVA_PFN(addr)		((addr) >> PAGE_SHIFT)

#define DMA_32BIT_PFN		IOVA_PFN(DMA_BIT_MASK(32))

#define DMA_64BIT_PFN		IOVA_PFN(DMA_BIT_MASK(64))



/* page table handling */

#define LEVEL_STRIDE		(9)
@@ -1878,8 +1876,7 @@ static int dmar_init_reserved_ranges(void) 
	struct iova *iova;

	int i;



	init_iova_domain(&reserved_iova_list, VTD_PAGE_SIZE, IOVA_START_PFN,

			DMA_32BIT_PFN);

	init_iova_domain(&reserved_iova_list, VTD_PAGE_SIZE, IOVA_START_PFN);



	lockdep_set_class(&reserved_iova_list.iova_rbtree_lock,

		&reserved_rbtree_key);
@@ -1938,8 +1935,7 @@ static int domain_init(struct dmar_domain *domain, struct intel_iommu *iommu, 
	unsigned long sagaw;

	int err;



	init_iova_domain(&domain->iovad, VTD_PAGE_SIZE, IOVA_START_PFN,

			DMA_32BIT_PFN);

	init_iova_domain(&domain->iovad, VTD_PAGE_SIZE, IOVA_START_PFN);



	err = init_iova_flush_queue(&domain->iovad,

				    iommu_flush_iova, iova_entry_free);
@@ -4897,8 +4893,7 @@ static int md_domain_init(struct dmar_domain *domain, int guest_width) 
{

	int adjust_width;



	init_iova_domain(&domain->iovad, VTD_PAGE_SIZE, IOVA_START_PFN,

			DMA_32BIT_PFN);

	init_iova_domain(&domain->iovad, VTD_PAGE_SIZE, IOVA_START_PFN);

	domain_reserve_special_ranges(domain);



	/* calculate AGAW */