Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit a69c7e01 authored by Hawking Zhang's avatar Hawking Zhang Committed by Alex Deucher
Browse files

drm/amdgpu: update pctl1 ram index/data for mmhub on raven 



Signed-off-by: default avatarHawking Zhang <Hawking.Zhang@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Reviewed-by: default avatarJunwei Zhang <Jerry.Zhang@amd.com>
parent 7504938f

drivers/gpu/drm/amd/amdgpu/mmhub_v1_0.c

+48 −41
Original line number Diff line number Diff line
@@ -295,11 +295,18 @@ const struct pctl_data pctl1_data[] = { 
	{0x1a4, 0x7a82c},

	{0x1ad, 0xfa7cc},

	{0x1be, 0x17a7dd},

    {0x1d7, 0x12a810}

	{0x1d7, 0x12a810},

	{0x1eb, 0x4000a7e1},

	{0x1ec, 0x5000a7f5},

	{0x1ed, 0x4000a7e2},

	{0x1ee, 0x5000a7dc},

	{0x1ef, 0x4000a7e3},

	{0x1f0, 0x5000a7f6},

	{0x1f1, 0x5000a7e4}

};

#define PCTL1_DATA_LEN (sizeof(pctl1_data)/sizeof(pctl1_data[0]))



#define PCTL1_RENG_EXEC_END_PTR 0x1ea

#define PCTL1_RENG_EXEC_END_PTR 0x1f1

#define PCTL1_STCTRL_REG_SAVE_RANGE0_BASE  0xa000

#define PCTL1_STCTRL_REG_SAVE_RANGE0_LIMIT 0xa20d

#define PCTL1_STCTRL_REG_SAVE_RANGE1_BASE  0xa580