Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 9c4a7965 authored by Kim Phillips's avatar Kim Phillips Committed by Herbert Xu
Browse files

crypto: talitos - Freescale integrated security engine (SEC) driver 



Add support for the SEC available on a wide range of PowerQUICC devices,
e.g. MPC8349E, MPC8548E.

This initial version supports authenc(hmac(sha1),cbc(aes)) for use with IPsec.

Signed-off-by: default avatarKim Phillips <kim.phillips@freescale.com>
Signed-off-by: default avatarHerbert Xu <herbert@gondor.apana.org.au>
parent d729de23

drivers/crypto/Kconfig

+16 −0
Original line number Original line Diff line number Diff line
@@ -174,4 +174,20 @@ config CRYPTO_DEV_HIFN_795X_RNG 
	  Select this option if you want to enable the random number generator

	  Select this option if you want to enable the random number generator

	  on the HIFN 795x crypto adapters.

	  on the HIFN 795x crypto adapters.





config CRYPTO_DEV_TALITOS

	tristate "Talitos Freescale Security Engine (SEC)"

	select CRYPTO_ALGAPI

	select CRYPTO_AUTHENC

	select HW_RANDOM

	depends on FSL_SOC

	help

	  Say 'Y' here to use the Freescale Security Engine (SEC)

	  to offload cryptographic algorithm computation.



	  The Freescale SEC is present on PowerQUICC 'E' processors, such

	  as the MPC8349E and MPC8548E.



	  To compile this driver as a module, choose M here: the module

	  will be called talitos.



endif # CRYPTO_HW
 
endif # CRYPTO_HW

drivers/crypto/Makefile

+1 −0
Original line number Original line Diff line number Diff line
@@ -2,3 +2,4 @@ obj-$(CONFIG_CRYPTO_DEV_PADLOCK_AES) += padlock-aes.o 
obj-$(CONFIG_CRYPTO_DEV_PADLOCK_SHA) += padlock-sha.o

obj-$(CONFIG_CRYPTO_DEV_PADLOCK_SHA) += padlock-sha.o

obj-$(CONFIG_CRYPTO_DEV_GEODE) += geode-aes.o

obj-$(CONFIG_CRYPTO_DEV_GEODE) += geode-aes.o

obj-$(CONFIG_CRYPTO_DEV_HIFN_795X) += hifn_795x.o

obj-$(CONFIG_CRYPTO_DEV_HIFN_795X) += hifn_795x.o

obj-$(CONFIG_CRYPTO_DEV_TALITOS) += talitos.o