Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 99631045 authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/amdgpu: add new DF 1.7 register defs 



Reviewed-by: default avatarHawking Zhang <Hawking.Zhang@amd.com>
Reviewed-by: default avatarJunwei Zhang <Jerry.Zhang@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent bf830604

drivers/gpu/drm/amd/include/asic_reg/df/df_1_7_offset.h

+4 −0
Original line number Diff line number Diff line
@@ -30,4 +30,8 @@ 
#define mmDF_CS_AON0_DramBaseAddress0									0x0044

#define mmDF_CS_AON0_DramBaseAddress0_BASE_IDX								0



#define mmDF_CS_AON0_CoherentSlaveModeCtrlA0								0x0214

#define mmDF_CS_AON0_CoherentSlaveModeCtrlA0_BASE_IDX							0





#endif

drivers/gpu/drm/amd/include/asic_reg/df/df_1_7_sh_mask.h

+4 −0
Original line number Diff line number Diff line
@@ -45,4 +45,8 @@ 
#define DF_CS_AON0_DramBaseAddress0__IntLvAddrSel_MASK							0x00000700L

#define DF_CS_AON0_DramBaseAddress0__DramBaseAddr_MASK							0xFFFFF000L



//DF_CS_AON0_CoherentSlaveModeCtrlA0

#define DF_CS_AON0_CoherentSlaveModeCtrlA0__ForceParWrRMW__SHIFT					0x3

#define DF_CS_AON0_CoherentSlaveModeCtrlA0__ForceParWrRMW_MASK						0x00000008L



#endif