Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 98f90854 authored by Yoichi Yuasa's avatar Yoichi Yuasa Committed by Ralf Baechle
Browse files

[MIPS] Ocelot: remove remaining bits 



Signed-off-by: default avatarYoichi Yuasa <yoichi_yuasa@tripeaks.co.jp>
Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent d6698a2c

arch/mips/Kconfig

+0 −14
Original line number Diff line number Diff line
@@ -818,20 +818,6 @@ config EMMA2RH 
config SERIAL_RM9000

	bool



#

# Unfortunately not all GT64120 systems run the chip at the same clock.

# As the user for the clock rate and try to minimize the available options.

#

choice

	prompt "Galileo Chip Clock"

	depends on MOMENCO_OCELOT

	default SYSCLK_100 if MOMENCO_OCELOT



config SYSCLK_100

	bool "100" if MOMENCO_OCELOT



endchoice



config ARC32

	bool

include/asm-mips/mach-ocelot/mach-gt64120.h

deleted100644 → 0
+0 −30
Original line number Diff line number Diff line 
/*

 * Copyright 2001 MontaVista Software Inc.

 * Author: Jun Sun, jsun@mvista.com or jsun@junsun.net

 *

 * This program is free software; you can redistribute  it and/or modify it

 * under  the terms of  the GNU General  Public License as published by the

 * Free Software Foundation;  either version 2 of the  License, or (at your

 * option) any later version.

 */

#ifndef _ASM_GT64120_MOMENCO_OCELOT_GT64120_DEP_H

#define _ASM_GT64120_MOMENCO_OCELOT_GT64120_DEP_H



/*

 * PCI address allocation

 */

#define GT_PCI_MEM_BASE	(0x22000000UL)

#define GT_PCI_MEM_SIZE	GT_DEF_PCI0_MEM0_SIZE

#define GT_PCI_IO_BASE	(0x20000000UL)

#define GT_PCI_IO_SIZE	GT_DEF_PCI0_IO_SIZE



extern unsigned long gt64120_base;



#define GT64120_BASE	(gt64120_base)



/*

 * GT timer irq

 */

#define	GT_TIMER		6



#endif  /* _ASM_GT64120_MOMENCO_OCELOT_GT64120_DEP_H */