Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 93da6202 authored by Seth Heasley's avatar Seth Heasley Committed by Jesse Barnes
Browse files

x86/PCI: irq and pci_ids patch for Intel Cougar Point DeviceIDs



This patch adds the Intel Cougar Point (PCH) LPC and SMBus Controller DeviceIDs.

Signed-off-by: default avatarSeth Heasley <seth.heasley@intel.com>
Signed-off-by: default avatarJesse Barnes <jbarnes@virtuousgeek.org>
parent 93177a74
Loading
Loading
Loading
Loading
+2 −0
Original line number Original line Diff line number Diff line
@@ -590,6 +590,8 @@ static __init int intel_router_probe(struct irq_router *r, struct pci_dev *route
	case PCI_DEVICE_ID_INTEL_ICH10_1:
	case PCI_DEVICE_ID_INTEL_ICH10_1:
	case PCI_DEVICE_ID_INTEL_ICH10_2:
	case PCI_DEVICE_ID_INTEL_ICH10_2:
	case PCI_DEVICE_ID_INTEL_ICH10_3:
	case PCI_DEVICE_ID_INTEL_ICH10_3:
	case PCI_DEVICE_ID_INTEL_CPT_LPC1:
	case PCI_DEVICE_ID_INTEL_CPT_LPC2:
		r->name = "PIIX/ICH";
		r->name = "PIIX/ICH";
		r->get = pirq_piix_get;
		r->get = pirq_piix_get;
		r->set = pirq_piix_set;
		r->set = pirq_piix_set;
+3 −0
Original line number Original line Diff line number Diff line
@@ -2417,6 +2417,9 @@
#define PCI_DEVICE_ID_INTEL_82840_HB	0x1a21
#define PCI_DEVICE_ID_INTEL_82840_HB	0x1a21
#define PCI_DEVICE_ID_INTEL_82845_HB	0x1a30
#define PCI_DEVICE_ID_INTEL_82845_HB	0x1a30
#define PCI_DEVICE_ID_INTEL_IOAT	0x1a38
#define PCI_DEVICE_ID_INTEL_IOAT	0x1a38
#define PCI_DEVICE_ID_INTEL_CPT_SMBUS	0x1c22
#define PCI_DEVICE_ID_INTEL_CPT_LPC1	0x1c42
#define PCI_DEVICE_ID_INTEL_CPT_LPC2	0x1c43
#define PCI_DEVICE_ID_INTEL_82801AA_0	0x2410
#define PCI_DEVICE_ID_INTEL_82801AA_0	0x2410
#define PCI_DEVICE_ID_INTEL_82801AA_1	0x2411
#define PCI_DEVICE_ID_INTEL_82801AA_1	0x2411
#define PCI_DEVICE_ID_INTEL_82801AA_3	0x2413
#define PCI_DEVICE_ID_INTEL_82801AA_3	0x2413