Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 93c73e8c authored by Imre Deak's avatar Imre Deak Committed by Daniel Vetter
Browse files

drm/i915: move hsw power domain comment to its right place 



Signed-off-by: default avatarImre Deak <imre.deak@intel.com>
Reviewed-by: default avatarJesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: default avatarDaniel Vetter <daniel.vetter@ffwll.ch>
parent 04098753

drivers/gpu/drm/i915/intel_pm.c

+6 −6
Original line number Diff line number Diff line
@@ -5249,6 +5249,12 @@ bool intel_display_power_enabled(struct drm_i915_private *dev_priv, 
	return is_enabled;

}



/*

 * Starting with Haswell, we have a "Power Down Well" that can be turned off

 * when not needed anymore. We have 4 registers that can request the power well

 * to be enabled, and it will only be disabled if none of the registers is

 * requesting it to be enabled.

 */

static void hsw_power_well_post_enable(struct drm_i915_private *dev_priv)

{

	struct drm_device *dev = dev_priv->dev;
@@ -5514,12 +5520,6 @@ static void intel_power_domains_resume(struct drm_i915_private *dev_priv) 
	mutex_unlock(&power_domains->lock);

}



/*

 * Starting with Haswell, we have a "Power Down Well" that can be turned off

 * when not needed anymore. We have 4 registers that can request the power well

 * to be enabled, and it will only be disabled if none of the registers is

 * requesting it to be enabled.

 */

void intel_power_domains_init_hw(struct drm_i915_private *dev_priv)

{

	/* For now, we need the power well to be always enabled. */