Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 91c17a70 authored by Faiz Abbas's avatar Faiz Abbas Committed by Tony Lindgren
Browse files

clk: ti: dra7: Add clkctrl clock data for the mcan clocks 



Add clkctrl data for the m_can clocks and register it within the
clkctrl driver

Acked-by: default avatarRob Herring <robh@kernel.org>
Acked-by: default avatarStephen Boyd <sboyd@kernel.org>
CC: Tero Kristo <t-kristo@ti.com>
Signed-off-by: default avatarFaiz Abbas <faiz_abbas@ti.com>
Signed-off-by: default avatarTony Lindgren <tony@atomide.com>
parent 20749051

drivers/clk/ti/clk-7xx.c

+1 −0
Original line number Diff line number Diff line
@@ -708,6 +708,7 @@ static const struct omap_clkctrl_reg_data dra7_wkupaon_clkctrl_regs[] __initcons 
	{ DRA7_COUNTER_32K_CLKCTRL, NULL, 0, "wkupaon_iclk_mux" },

	{ DRA7_UART10_CLKCTRL, dra7_uart10_bit_data, CLKF_SW_SUP, "wkupaon_cm:clk:0060:24" },

	{ DRA7_DCAN1_CLKCTRL, dra7_dcan1_bit_data, CLKF_SW_SUP, "wkupaon_cm:clk:0068:24" },

	{ DRA7_ADC_CLKCTRL, NULL, CLKF_SW_SUP, "mcan_clk"},

	{ 0 },

};

include/dt-bindings/clock/dra7.h

+1 −0
Original line number Diff line number Diff line
@@ -168,5 +168,6 @@ 
#define DRA7_COUNTER_32K_CLKCTRL	DRA7_CLKCTRL_INDEX(0x50)

#define DRA7_UART10_CLKCTRL	DRA7_CLKCTRL_INDEX(0x80)

#define DRA7_DCAN1_CLKCTRL	DRA7_CLKCTRL_INDEX(0x88)

#define DRA7_ADC_CLKCTRL	DRA7_CLKCTRL_INDEX(0xa0)



#endif