Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 914657c2 authored by Axel Lin's avatar Axel Lin Committed by Mark Brown
Browse files

ASoC: cs35l34: Simplify the logic to set CS35L34_MCLK_CTL setting



The logic of "value = ~CS35L34_MCLK_DIV & CS35L34_MCLK_RATE_XXXXXX;" is
unnecessary complex. By setting CS35L34_MCLK_DIV | CS35L34_MCLK_RATE_MASK
as the mask for regmap_update_bits() call, what the code does is exactly
the same as setting value = CS35L34_MCLK_RATE_XXXXXX.

Signed-off-by: default avatarAxel Lin <axel.lin@ingics.com>
Acked-by: default avatarPaul Handrigan <Paul.Handrigan@cirrus.com>
Signed-off-by: default avatarMark Brown <broonie@kernel.org>
parent 55060fee
Loading
Loading
Loading
Loading
+3 −3
Original line number Diff line number Diff line
@@ -610,15 +610,15 @@ static int cs35l34_dai_set_sysclk(struct snd_soc_dai *dai,

	switch (freq) {
	case CS35L34_MCLK_5644:
		value = ~CS35L34_MCLK_DIV & CS35L34_MCLK_RATE_5P6448;
		value = CS35L34_MCLK_RATE_5P6448;
		cs35l34->mclk_int = freq;
	break;
	case CS35L34_MCLK_6:
		value = ~CS35L34_MCLK_DIV & CS35L34_MCLK_RATE_6P0000;
		value = CS35L34_MCLK_RATE_6P0000;
		cs35l34->mclk_int = freq;
	break;
	case CS35L34_MCLK_6144:
		value = ~CS35L34_MCLK_DIV & CS35L34_MCLK_RATE_6P1440;
		value = CS35L34_MCLK_RATE_6P1440;
		cs35l34->mclk_int = freq;
	break;
	case CS35L34_MCLK_11289: