Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 907e21c1 authored by Shaokun Zhang's avatar Shaokun Zhang Committed by Will Deacon
Browse files

arm64: mm: drop addr parameter from sync icache and dcache 



The addr parameter isn't used for anything. Let's simplify and get rid of
it, like arm.

Cc: Catalin Marinas <catalin.marinas@arm.com>
Cc: Will Deacon <will.deacon@arm.com>
Signed-off-by: default avatarShaokun Zhang <zhangshaokun@hisilicon.com>
Signed-off-by: default avatarWill Deacon <will.deacon@arm.com>
parent 71c751f2

arch/arm64/include/asm/pgtable.h

+2 −2
Original line number Diff line number Diff line
@@ -230,7 +230,7 @@ static inline void set_pte(pte_t *ptep, pte_t pte) 
	}

}



extern void __sync_icache_dcache(pte_t pteval, unsigned long addr);

extern void __sync_icache_dcache(pte_t pteval);



/*

 * PTE bits configuration in the presence of hardware Dirty Bit Management
@@ -253,7 +253,7 @@ static inline void set_pte_at(struct mm_struct *mm, unsigned long addr, 
	pte_t old_pte;



	if (pte_present(pte) && pte_user_exec(pte) && !pte_special(pte))

		__sync_icache_dcache(pte, addr);

		__sync_icache_dcache(pte);



	/*

	 * If the existing pte is valid, check for potential race with

arch/arm64/mm/flush.c

+1 −1
Original line number Diff line number Diff line
@@ -58,7 +58,7 @@ void copy_to_user_page(struct vm_area_struct *vma, struct page *page, 
	flush_ptrace_access(vma, page, uaddr, dst, len);

}



void __sync_icache_dcache(pte_t pte, unsigned long addr)

void __sync_icache_dcache(pte_t pte)

{

	struct page *page = pte_page(pte);