Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8fea7d5a authored by Florian Vaussard's avatar Florian Vaussard Committed by Benoit Cousson
Browse files

ARM: dts: OMAP4/5: Use existing constants for IRQs 



Use the constants defined in include/dt-bindings/interrupt-controller/
to enhance readability.

Signed-off-by: default avatarFlorian Vaussard <florian.vaussard@epfl.ch>
Acked-by: default avatarSantosh Shilimkar <santosh.shilimkar@ti.com>
Reviewed-by: default avatarStephen Warren <swarren@nvidia.com>
Signed-off-by: default avatarBenoit Cousson <benoit.cousson@linaro.org>
parent 6d624eab

arch/arm/boot/dts/omap4-panda-common.dtsi

+4 −4
Original line number Diff line number Diff line
@@ -165,16 +165,16 @@ 


	twl: twl@48 {

		reg = <0x48>;

		/* SPI = 0, IRQ# = 7, 4 = active high level-sensitive */

		interrupts = <0 7 4>; /* IRQ_SYS_1N cascaded to gic */

		/* IRQ# = 7 */

		interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>; /* IRQ_SYS_1N cascaded to gic */

		interrupt-parent = <&gic>;

	};



	twl6040: twl@4b {

		compatible = "ti,twl6040";

		reg = <0x4b>;

		/* SPI = 0, IRQ# = 119, 4 = active high level-sensitive */

		interrupts = <0 119 4>; /* IRQ_SYS_2N cascaded to gic */

		/* IRQ# = 119 */

		interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>; /* IRQ_SYS_2N cascaded to gic */

		interrupt-parent = <&gic>;

		ti,audpwron-gpio = <&gpio4 31 0>;  /* gpio line 127 */

arch/arm/boot/dts/omap4-sdp.dts

+3 −3
Original line number Diff line number Diff line
@@ -306,7 +306,7 @@ 
	twl: twl@48 {

		reg = <0x48>;

		/* SPI = 0, IRQ# = 7, 4 = active high level-sensitive */

		interrupts = <0 7 4>; /* IRQ_SYS_1N cascaded to gic */

		interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>; /* IRQ_SYS_1N cascaded to gic */

		interrupt-parent = <&gic>;

	};
@@ -314,7 +314,7 @@ 
		compatible = "ti,twl6040";

		reg = <0x4b>;

		/* SPI = 0, IRQ# = 119, 4 = active high level-sensitive */

		interrupts = <0 119 4>; /* IRQ_SYS_2N cascaded to gic */

		interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>; /* IRQ_SYS_2N cascaded to gic */

		interrupt-parent = <&gic>;

		ti,audpwron-gpio = <&gpio4 31 0>;  /* gpio line 127 */
@@ -395,7 +395,7 @@ 
		spi-max-frequency = <24000000>;

		reg = <0>;

		interrupt-parent = <&gpio2>;

		interrupts = <2 8>; /* gpio line 34, low triggered */

		interrupts = <2 IRQ_TYPE_LEVEL_LOW>; /* gpio line 34 */

		vdd-supply = <&vdd_eth>;

	};

};

arch/arm/boot/dts/omap4-var-som.dts

+2 −2
Original line number Diff line number Diff line
@@ -34,7 +34,7 @@ 
	twl: twl@48 {

		reg = <0x48>;

		/* SPI = 0, IRQ# = 7, 4 = active high level-sensitive */

		interrupts = <0 7 4>; /* IRQ_SYS_1N cascaded to gic */

		interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>; /* IRQ_SYS_1N cascaded to gic */

		interrupt-parent = <&gic>;

	};

};
@@ -68,7 +68,7 @@ 
		spi-max-frequency = <24000000>;

		reg = <0>;

		interrupt-parent = <&gpio6>;

		interrupts = <11 8>; /* gpio line 171, low triggered */

		interrupts = <11 IRQ_TYPE_LEVEL_LOW>; /* gpio line 171 */

		vdd-supply = <&vdd_eth>;

	};

};

arch/arm/boot/dts/omap4.dtsi

+57 −56
Original line number Diff line number Diff line
@@ -7,6 +7,7 @@ 
 */



#include <dt-bindings/gpio/gpio.h>

#include <dt-bindings/interrupt-controller/arm-gic.h>



#include "skeleton.dtsi"
@@ -50,7 +51,7 @@ 
	local-timer@0x48240600 {

		compatible = "arm,cortex-a9-twd-timer";

		reg = <0x48240600 0x20>;

		interrupts = <1 13 0x304>;

		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_LEVEL_HIGH)>;

	};



	/*
@@ -91,8 +92,8 @@ 
		reg = <0x44000000 0x1000>,

		      <0x44800000 0x2000>,

		      <0x45000000 0x1000>;

		interrupts = <0 9 0x4>,

			     <0 10 0x4>;

		interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;



		counter32k: counter@4a304000 {

			compatible = "ti,omap-counter32k";
@@ -120,10 +121,10 @@ 
		sdma: dma-controller@4a056000 {

			compatible = "ti,omap4430-sdma";

			reg = <0x4a056000 0x1000>;

			interrupts = <0 12 0x4>,

				     <0 13 0x4>,

				     <0 14 0x4>,

				     <0 15 0x4>;

			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>,

				     <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;

			#dma-cells = <1>;

			#dma-channels = <32>;

			#dma-requests = <127>;
@@ -132,7 +133,7 @@ 
		gpio1: gpio@4a310000 {

			compatible = "ti,omap4-gpio";

			reg = <0x4a310000 0x200>;

			interrupts = <0 29 0x4>;

			interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "gpio1";

			ti,gpio-always-on;

			gpio-controller;
@@ -144,7 +145,7 @@ 
		gpio2: gpio@48055000 {

			compatible = "ti,omap4-gpio";

			reg = <0x48055000 0x200>;

			interrupts = <0 30 0x4>;

			interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "gpio2";

			gpio-controller;

			#gpio-cells = <2>;
@@ -155,7 +156,7 @@ 
		gpio3: gpio@48057000 {

			compatible = "ti,omap4-gpio";

			reg = <0x48057000 0x200>;

			interrupts = <0 31 0x4>;

			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "gpio3";

			gpio-controller;

			#gpio-cells = <2>;
@@ -166,7 +167,7 @@ 
		gpio4: gpio@48059000 {

			compatible = "ti,omap4-gpio";

			reg = <0x48059000 0x200>;

			interrupts = <0 32 0x4>;

			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "gpio4";

			gpio-controller;

			#gpio-cells = <2>;
@@ -177,7 +178,7 @@ 
		gpio5: gpio@4805b000 {

			compatible = "ti,omap4-gpio";

			reg = <0x4805b000 0x200>;

			interrupts = <0 33 0x4>;

			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "gpio5";

			gpio-controller;

			#gpio-cells = <2>;
@@ -188,7 +189,7 @@ 
		gpio6: gpio@4805d000 {

			compatible = "ti,omap4-gpio";

			reg = <0x4805d000 0x200>;

			interrupts = <0 34 0x4>;

			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "gpio6";

			gpio-controller;

			#gpio-cells = <2>;
@@ -201,7 +202,7 @@ 
			reg = <0x50000000 0x1000>;

			#address-cells = <2>;

			#size-cells = <1>;

			interrupts = <0 20 0x4>;

			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;

			gpmc,num-cs = <8>;

			gpmc,num-waitpins = <4>;

			ti,hwmods = "gpmc";
@@ -210,7 +211,7 @@ 
		uart1: serial@4806a000 {

			compatible = "ti,omap4-uart";

			reg = <0x4806a000 0x100>;

			interrupts = <0 72 0x4>;

			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "uart1";

			clock-frequency = <48000000>;

		};
@@ -218,7 +219,7 @@ 
		uart2: serial@4806c000 {

			compatible = "ti,omap4-uart";

			reg = <0x4806c000 0x100>;

			interrupts = <0 73 0x4>;

			interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "uart2";

			clock-frequency = <48000000>;

		};
@@ -226,7 +227,7 @@ 
		uart3: serial@48020000 {

			compatible = "ti,omap4-uart";

			reg = <0x48020000 0x100>;

			interrupts = <0 74 0x4>;

			interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "uart3";

			clock-frequency = <48000000>;

		};
@@ -234,7 +235,7 @@ 
		uart4: serial@4806e000 {

			compatible = "ti,omap4-uart";

			reg = <0x4806e000 0x100>;

			interrupts = <0 70 0x4>;

			interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "uart4";

			clock-frequency = <48000000>;

		};
@@ -242,7 +243,7 @@ 
		i2c1: i2c@48070000 {

			compatible = "ti,omap4-i2c";

			reg = <0x48070000 0x100>;

			interrupts = <0 56 0x4>;

			interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "i2c1";
@@ -251,7 +252,7 @@ 
		i2c2: i2c@48072000 {

			compatible = "ti,omap4-i2c";

			reg = <0x48072000 0x100>;

			interrupts = <0 57 0x4>;

			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "i2c2";
@@ -260,7 +261,7 @@ 
		i2c3: i2c@48060000 {

			compatible = "ti,omap4-i2c";

			reg = <0x48060000 0x100>;

			interrupts = <0 61 0x4>;

			interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "i2c3";
@@ -269,7 +270,7 @@ 
		i2c4: i2c@48350000 {

			compatible = "ti,omap4-i2c";

			reg = <0x48350000 0x100>;

			interrupts = <0 62 0x4>;

			interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "i2c4";
@@ -278,7 +279,7 @@ 
		mcspi1: spi@48098000 {

			compatible = "ti,omap4-mcspi";

			reg = <0x48098000 0x200>;

			interrupts = <0 65 0x4>;

			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "mcspi1";
@@ -298,7 +299,7 @@ 
		mcspi2: spi@4809a000 {

			compatible = "ti,omap4-mcspi";

			reg = <0x4809a000 0x200>;

			interrupts = <0 66 0x4>;

			interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "mcspi2";
@@ -313,7 +314,7 @@ 
		mcspi3: spi@480b8000 {

			compatible = "ti,omap4-mcspi";

			reg = <0x480b8000 0x200>;

			interrupts = <0 91 0x4>;

			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "mcspi3";
@@ -325,7 +326,7 @@ 
		mcspi4: spi@480ba000 {

			compatible = "ti,omap4-mcspi";

			reg = <0x480ba000 0x200>;

			interrupts = <0 48 0x4>;

			interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;

			#address-cells = <1>;

			#size-cells = <0>;

			ti,hwmods = "mcspi4";
@@ -337,7 +338,7 @@ 
		mmc1: mmc@4809c000 {

			compatible = "ti,omap4-hsmmc";

			reg = <0x4809c000 0x400>;

			interrupts = <0 83 0x4>;

			interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "mmc1";

			ti,dual-volt;

			ti,needs-special-reset;
@@ -348,7 +349,7 @@ 
		mmc2: mmc@480b4000 {

			compatible = "ti,omap4-hsmmc";

			reg = <0x480b4000 0x400>;

			interrupts = <0 86 0x4>;

			interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "mmc2";

			ti,needs-special-reset;

			dmas = <&sdma 47>, <&sdma 48>;
@@ -358,7 +359,7 @@ 
		mmc3: mmc@480ad000 {

			compatible = "ti,omap4-hsmmc";

			reg = <0x480ad000 0x400>;

			interrupts = <0 94 0x4>;

			interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "mmc3";

			ti,needs-special-reset;

			dmas = <&sdma 77>, <&sdma 78>;
@@ -368,7 +369,7 @@ 
		mmc4: mmc@480d1000 {

			compatible = "ti,omap4-hsmmc";

			reg = <0x480d1000 0x400>;

			interrupts = <0 96 0x4>;

			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "mmc4";

			ti,needs-special-reset;

			dmas = <&sdma 57>, <&sdma 58>;
@@ -378,7 +379,7 @@ 
		mmc5: mmc@480d5000 {

			compatible = "ti,omap4-hsmmc";

			reg = <0x480d5000 0x400>;

			interrupts = <0 59 0x4>;

			interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "mmc5";

			ti,needs-special-reset;

			dmas = <&sdma 59>, <&sdma 60>;
@@ -388,7 +389,7 @@ 
		wdt2: wdt@4a314000 {

			compatible = "ti,omap4-wdt", "ti,omap3-wdt";

			reg = <0x4a314000 0x80>;

			interrupts = <0 80 0x4>;

			interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "wd_timer2";

		};
@@ -397,7 +398,7 @@ 
			reg = <0x40132000 0x7f>, /* MPU private access */

			      <0x49032000 0x7f>; /* L3 Interconnect */

			reg-names = "mpu", "dma";

			interrupts = <0 112 0x4>;

			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "mcpdm";

			dmas = <&sdma 65>,

			       <&sdma 66>;
@@ -409,7 +410,7 @@ 
			reg = <0x4012e000 0x7f>, /* MPU private access */

			      <0x4902e000 0x7f>; /* L3 Interconnect */

			reg-names = "mpu", "dma";

			interrupts = <0 114 0x4>;

			interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "dmic";

			dmas = <&sdma 67>;

			dma-names = "up_link";
@@ -420,7 +421,7 @@ 
			reg = <0x40122000 0xff>, /* MPU private access */

			      <0x49022000 0xff>; /* L3 Interconnect */

			reg-names = "mpu", "dma";

			interrupts = <0 17 0x4>;

			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "common";

			ti,buffer-size = <128>;

			ti,hwmods = "mcbsp1";
@@ -434,7 +435,7 @@ 
			reg = <0x40124000 0xff>, /* MPU private access */

			      <0x49024000 0xff>; /* L3 Interconnect */

			reg-names = "mpu", "dma";

			interrupts = <0 22 0x4>;

			interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "common";

			ti,buffer-size = <128>;

			ti,hwmods = "mcbsp2";
@@ -448,7 +449,7 @@ 
			reg = <0x40126000 0xff>, /* MPU private access */

			      <0x49026000 0xff>; /* L3 Interconnect */

			reg-names = "mpu", "dma";

			interrupts = <0 23 0x4>;

			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "common";

			ti,buffer-size = <128>;

			ti,hwmods = "mcbsp3";
@@ -461,7 +462,7 @@ 
			compatible = "ti,omap4-mcbsp";

			reg = <0x48096000 0xff>; /* L4 Interconnect */

			reg-names = "mpu";

			interrupts = <0 16 0x4>;

			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "common";

			ti,buffer-size = <128>;

			ti,hwmods = "mcbsp4";
@@ -473,7 +474,7 @@ 
		keypad: keypad@4a31c000 {

			compatible = "ti,omap4-keypad";

			reg = <0x4a31c000 0x80>;

			interrupts = <0 120 0x4>;

			interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;

			reg-names = "mpu";

			ti,hwmods = "kbd";

		};
@@ -481,7 +482,7 @@ 
		emif1: emif@4c000000 {

			compatible = "ti,emif-4d";

			reg = <0x4c000000 0x100>;

			interrupts = <0 110 0x4>;

			interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "emif1";

			phy-type = <1>;

			hw-caps-read-idle-ctrl;
@@ -492,7 +493,7 @@ 
		emif2: emif@4d000000 {

			compatible = "ti,emif-4d";

			reg = <0x4d000000 0x100>;

			interrupts = <0 111 0x4>;

			interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "emif2";

			phy-type = <1>;

			hw-caps-read-idle-ctrl;
@@ -517,7 +518,7 @@ 
		timer1: timer@4a318000 {

			compatible = "ti,omap3430-timer";

			reg = <0x4a318000 0x80>;

			interrupts = <0 37 0x4>;

			interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer1";

			ti,timer-alwon;

		};
@@ -525,21 +526,21 @@ 
		timer2: timer@48032000 {

			compatible = "ti,omap3430-timer";

			reg = <0x48032000 0x80>;

			interrupts = <0 38 0x4>;

			interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer2";

		};



		timer3: timer@48034000 {

			compatible = "ti,omap4430-timer";

			reg = <0x48034000 0x80>;

			interrupts = <0 39 0x4>;

			interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer3";

		};



		timer4: timer@48036000 {

			compatible = "ti,omap4430-timer";

			reg = <0x48036000 0x80>;

			interrupts = <0 40 0x4>;

			interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer4";

		};
@@ -547,7 +548,7 @@ 
			compatible = "ti,omap4430-timer";

			reg = <0x40138000 0x80>,

			      <0x49038000 0x80>;

			interrupts = <0 41 0x4>;

			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer5";

			ti,timer-dsp;

		};
@@ -556,7 +557,7 @@ 
			compatible = "ti,omap4430-timer";

			reg = <0x4013a000 0x80>,

			      <0x4903a000 0x80>;

			interrupts = <0 42 0x4>;

			interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer6";

			ti,timer-dsp;

		};
@@ -565,7 +566,7 @@ 
			compatible = "ti,omap4430-timer";

			reg = <0x4013c000 0x80>,

			      <0x4903c000 0x80>;

			interrupts = <0 43 0x4>;

			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer7";

			ti,timer-dsp;

		};
@@ -574,7 +575,7 @@ 
			compatible = "ti,omap4430-timer";

			reg = <0x4013e000 0x80>,

			      <0x4903e000 0x80>;

			interrupts = <0 44 0x4>;

			interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer8";

			ti,timer-pwm;

			ti,timer-dsp;
@@ -583,7 +584,7 @@ 
		timer9: timer@4803e000 {

			compatible = "ti,omap4430-timer";

			reg = <0x4803e000 0x80>;

			interrupts = <0 45 0x4>;

			interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer9";

			ti,timer-pwm;

		};
@@ -591,7 +592,7 @@ 
		timer10: timer@48086000 {

			compatible = "ti,omap3430-timer";

			reg = <0x48086000 0x80>;

			interrupts = <0 46 0x4>;

			interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer10";

			ti,timer-pwm;

		};
@@ -599,7 +600,7 @@ 
		timer11: timer@48088000 {

			compatible = "ti,omap4430-timer";

			reg = <0x48088000 0x80>;

			interrupts = <0 47 0x4>;

			interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "timer11";

			ti,timer-pwm;

		};
@@ -607,7 +608,7 @@ 
		usbhstll: usbhstll@4a062000 {

			compatible = "ti,usbhs-tll";

			reg = <0x4a062000 0x1000>;

			interrupts = <0 78 0x4>;

			interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;

			ti,hwmods = "usb_tll_hs";

		};
@@ -623,14 +624,14 @@ 
				compatible = "ti,ohci-omap3", "usb-ohci";

				reg = <0x4a064800 0x400>;

				interrupt-parent = <&gic>;

				interrupts = <0 76 0x4>;

				interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;

			};



			usbhsehci: ehci@4a064c00 {

				compatible = "ti,ehci-omap", "usb-ehci";

				reg = <0x4a064c00 0x400>;

				interrupt-parent = <&gic>;

				interrupts = <0 77 0x4>;

				interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;

			};

		};
@@ -645,7 +646,7 @@ 
		usb_otg_hs: usb_otg_hs@4a0ab000 {

			compatible = "ti,omap4-musb";

			reg = <0x4a0ab000 0x7ff>;

			interrupts = <0 92 0x4>, <0 93 0x4>;

			interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-names = "mc", "dma";

			ti,hwmods = "usb_otg_hs";

			usb-phy = <&usb2_phy>;

arch/arm/boot/dts/omap4460.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -25,8 +25,8 @@ 


	pmu {

		compatible = "arm,cortex-a9-pmu";

		interrupts = <0 54 0x4>,

			     <0 55 0x4>;

		interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,

			     <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;

		ti,hwmods = "debugss";

	};

};