Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8f83f268 authored by Jie Qiu's avatar Jie Qiu Committed by Philipp Zabel
Browse files

drm/mediatek: Add HDMI support 



This patch adds drivers for the HDMI bridge connected to the DPI0
display subsystem function block, for the HDMI DDC block, and for
the HDMI PHY to support HDMI output.
This includes an interface to the generic hdmi-codec driver to start
or stop audio playback and to retrieve ELD (EDID like data) to limit the
supported audio formats to the HDMI sink capabilities.

Signed-off-by: default avatarJie Qiu <jie.qiu@mediatek.com>
Signed-off-by: default avatarJunzhi Zhao <junzhi.zhao@mediatek.com>
Signed-off-by: default avatarPhilipp Zabel <p.zabel@pengutronix.de>
parent 7cdeb24d

drivers/gpu/drm/mediatek/Kconfig

+8 −0
Original line number Diff line number Diff line
@@ -14,3 +14,11 @@ config DRM_MEDIATEK 
	  The module will be called mediatek-drm

	  This driver provides kernel mode setting and

	  buffer management to userspace.



config DRM_MEDIATEK_HDMI

	tristate "DRM HDMI Support for Mediatek SoCs"

	depends on DRM_MEDIATEK

	select SND_SOC_HDMI_CODEC if SND_SOC

	select GENERIC_PHY

	help

	  DRM/KMS HDMI driver for Mediatek SoCs

drivers/gpu/drm/mediatek/Makefile

+7 −0
Original line number Diff line number Diff line
@@ -12,3 +12,10 @@ mediatek-drm-y := mtk_disp_ovl.o \ 
		  mtk_dpi.o



obj-$(CONFIG_DRM_MEDIATEK) += mediatek-drm.o



mediatek-drm-hdmi-objs := mtk_cec.o \

			  mtk_hdmi.o \

			  mtk_hdmi_ddc.o \

			  mtk_mt8173_hdmi_phy.o



obj-$(CONFIG_DRM_MEDIATEK_HDMI) += mediatek-drm-hdmi.o

drivers/gpu/drm/mediatek/mtk_cec.c

0 → 100644
+265 −0
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2014 MediaTek Inc.

 * Author: Jie Qiu <jie.qiu@mediatek.com>

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 as

 * published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */

#include <linux/clk.h>

#include <linux/delay.h>

#include <linux/io.h>

#include <linux/interrupt.h>

#include <linux/platform_device.h>



#include "mtk_cec.h"



#define TR_CONFIG		0x00

#define CLEAR_CEC_IRQ			BIT(15)



#define CEC_CKGEN		0x04

#define CEC_32K_PDN			BIT(19)

#define PDN				BIT(16)



#define RX_EVENT		0x54

#define HDMI_PORD			BIT(25)

#define HDMI_HTPLG			BIT(24)

#define HDMI_PORD_INT_EN		BIT(9)

#define HDMI_HTPLG_INT_EN		BIT(8)



#define RX_GEN_WD		0x58

#define HDMI_PORD_INT_32K_STATUS	BIT(26)

#define RX_RISC_INT_32K_STATUS		BIT(25)

#define HDMI_HTPLG_INT_32K_STATUS	BIT(24)

#define HDMI_PORD_INT_32K_CLR		BIT(18)

#define RX_INT_32K_CLR			BIT(17)

#define HDMI_HTPLG_INT_32K_CLR		BIT(16)

#define HDMI_PORD_INT_32K_STA_MASK	BIT(10)

#define RX_RISC_INT_32K_STA_MASK	BIT(9)

#define HDMI_HTPLG_INT_32K_STA_MASK	BIT(8)

#define HDMI_PORD_INT_32K_EN		BIT(2)

#define RX_INT_32K_EN			BIT(1)

#define HDMI_HTPLG_INT_32K_EN		BIT(0)



#define NORMAL_INT_CTRL		0x5C

#define HDMI_HTPLG_INT_STA		BIT(0)

#define HDMI_PORD_INT_STA		BIT(1)

#define HDMI_HTPLG_INT_CLR		BIT(16)

#define HDMI_PORD_INT_CLR		BIT(17)

#define HDMI_FULL_INT_CLR		BIT(20)



struct mtk_cec {

	void __iomem *regs;

	struct clk *clk;

	int irq;

	bool hpd;

	void (*hpd_event)(bool hpd, struct device *dev);

	struct device *hdmi_dev;

	spinlock_t lock;

};



static void mtk_cec_clear_bits(struct mtk_cec *cec, unsigned int offset,

			       unsigned int bits)

{

	void __iomem *reg = cec->regs + offset;

	u32 tmp;



	tmp = readl(reg);

	tmp &= ~bits;

	writel(tmp, reg);

}



static void mtk_cec_set_bits(struct mtk_cec *cec, unsigned int offset,

			     unsigned int bits)

{

	void __iomem *reg = cec->regs + offset;

	u32 tmp;



	tmp = readl(reg);

	tmp |= bits;

	writel(tmp, reg);

}



static void mtk_cec_mask(struct mtk_cec *cec, unsigned int offset,

			 unsigned int val, unsigned int mask)

{

	u32 tmp = readl(cec->regs + offset) & ~mask;



	tmp |= val & mask;

	writel(val, cec->regs + offset);

}



void mtk_cec_set_hpd_event(struct device *dev,

			   void (*hpd_event)(bool hpd, struct device *dev),

			   struct device *hdmi_dev)

{

	struct mtk_cec *cec = dev_get_drvdata(dev);

	unsigned long flags;



	spin_lock_irqsave(&cec->lock, flags);

	cec->hdmi_dev = hdmi_dev;

	cec->hpd_event = hpd_event;

	spin_unlock_irqrestore(&cec->lock, flags);

}



bool mtk_cec_hpd_high(struct device *dev)

{

	struct mtk_cec *cec = dev_get_drvdata(dev);

	unsigned int status;



	status = readl(cec->regs + RX_EVENT);



	return (status & (HDMI_PORD | HDMI_HTPLG)) == (HDMI_PORD | HDMI_HTPLG);

}



static void mtk_cec_htplg_irq_init(struct mtk_cec *cec)

{

	mtk_cec_mask(cec, CEC_CKGEN, 0 | CEC_32K_PDN, PDN | CEC_32K_PDN);

	mtk_cec_set_bits(cec, RX_GEN_WD, HDMI_PORD_INT_32K_CLR |

			 RX_INT_32K_CLR | HDMI_HTPLG_INT_32K_CLR);

	mtk_cec_mask(cec, RX_GEN_WD, 0, HDMI_PORD_INT_32K_CLR | RX_INT_32K_CLR |

		     HDMI_HTPLG_INT_32K_CLR | HDMI_PORD_INT_32K_EN |

		     RX_INT_32K_EN | HDMI_HTPLG_INT_32K_EN);

}



static void mtk_cec_htplg_irq_enable(struct mtk_cec *cec)

{

	mtk_cec_set_bits(cec, RX_EVENT, HDMI_PORD_INT_EN | HDMI_HTPLG_INT_EN);

}



static void mtk_cec_htplg_irq_disable(struct mtk_cec *cec)

{

	mtk_cec_clear_bits(cec, RX_EVENT, HDMI_PORD_INT_EN | HDMI_HTPLG_INT_EN);

}



static void mtk_cec_clear_htplg_irq(struct mtk_cec *cec)

{

	mtk_cec_set_bits(cec, TR_CONFIG, CLEAR_CEC_IRQ);

	mtk_cec_set_bits(cec, NORMAL_INT_CTRL, HDMI_HTPLG_INT_CLR |

			 HDMI_PORD_INT_CLR | HDMI_FULL_INT_CLR);

	mtk_cec_set_bits(cec, RX_GEN_WD, HDMI_PORD_INT_32K_CLR |

			 RX_INT_32K_CLR | HDMI_HTPLG_INT_32K_CLR);

	usleep_range(5, 10);

	mtk_cec_clear_bits(cec, NORMAL_INT_CTRL, HDMI_HTPLG_INT_CLR |

			   HDMI_PORD_INT_CLR | HDMI_FULL_INT_CLR);

	mtk_cec_clear_bits(cec, TR_CONFIG, CLEAR_CEC_IRQ);

	mtk_cec_clear_bits(cec, RX_GEN_WD, HDMI_PORD_INT_32K_CLR |

			   RX_INT_32K_CLR | HDMI_HTPLG_INT_32K_CLR);

}



static void mtk_cec_hpd_event(struct mtk_cec *cec, bool hpd)

{

	void (*hpd_event)(bool hpd, struct device *dev);

	struct device *hdmi_dev;

	unsigned long flags;



	spin_lock_irqsave(&cec->lock, flags);

	hpd_event = cec->hpd_event;

	hdmi_dev = cec->hdmi_dev;

	spin_unlock_irqrestore(&cec->lock, flags);



	if (hpd_event)

		hpd_event(hpd, hdmi_dev);

}



static irqreturn_t mtk_cec_htplg_isr_thread(int irq, void *arg)

{

	struct device *dev = arg;

	struct mtk_cec *cec = dev_get_drvdata(dev);

	bool hpd;



	mtk_cec_clear_htplg_irq(cec);

	hpd = mtk_cec_hpd_high(dev);



	if (cec->hpd != hpd) {

		dev_dbg(dev, "hotplug event! cur hpd = %d, hpd = %d\n",

			cec->hpd, hpd);

		cec->hpd = hpd;

		mtk_cec_hpd_event(cec, hpd);

	}

	return IRQ_HANDLED;

}



static int mtk_cec_probe(struct platform_device *pdev)

{

	struct device *dev = &pdev->dev;

	struct mtk_cec *cec;

	struct resource *res;

	int ret;



	cec = devm_kzalloc(dev, sizeof(*cec), GFP_KERNEL);

	if (!cec)

		return -ENOMEM;



	platform_set_drvdata(pdev, cec);

	spin_lock_init(&cec->lock);



	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);

	cec->regs = devm_ioremap_resource(dev, res);

	if (IS_ERR(cec->regs)) {

		ret = PTR_ERR(cec->regs);

		dev_err(dev, "Failed to ioremap cec: %d\n", ret);

		return ret;

	}



	cec->clk = devm_clk_get(dev, NULL);

	if (IS_ERR(cec->clk)) {

		ret = PTR_ERR(cec->clk);

		dev_err(dev, "Failed to get cec clock: %d\n", ret);

		return ret;

	}



	cec->irq = platform_get_irq(pdev, 0);

	if (cec->irq < 0) {

		dev_err(dev, "Failed to get cec irq: %d\n", cec->irq);

		return cec->irq;

	}



	ret = devm_request_threaded_irq(dev, cec->irq, NULL,

					mtk_cec_htplg_isr_thread,

					IRQF_SHARED | IRQF_TRIGGER_LOW |

					IRQF_ONESHOT, "hdmi hpd", dev);

	if (ret) {

		dev_err(dev, "Failed to register cec irq: %d\n", ret);

		return ret;

	}



	ret = clk_prepare_enable(cec->clk);

	if (ret) {

		dev_err(dev, "Failed to enable cec clock: %d\n", ret);

		return ret;

	}



	mtk_cec_htplg_irq_init(cec);

	mtk_cec_htplg_irq_enable(cec);



	return 0;

}



static int mtk_cec_remove(struct platform_device *pdev)

{

	struct mtk_cec *cec = platform_get_drvdata(pdev);



	mtk_cec_htplg_irq_disable(cec);

	clk_disable_unprepare(cec->clk);

	return 0;

}



static const struct of_device_id mtk_cec_of_ids[] = {

	{ .compatible = "mediatek,mt8173-cec", },

	{}

};



struct platform_driver mtk_cec_driver = {

	.probe = mtk_cec_probe,

	.remove = mtk_cec_remove,

	.driver = {

		.name = "mediatek-cec",

		.of_match_table = mtk_cec_of_ids,

	},

};

drivers/gpu/drm/mediatek/mtk_cec.h

0 → 100644
+26 −0
Original line number Diff line number Diff line 
/*

 * Copyright (c) 2014 MediaTek Inc.

 * Author: Jie Qiu <jie.qiu@mediatek.com>

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License version 2 as

 * published by the Free Software Foundation.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 */

#ifndef _MTK_CEC_H

#define _MTK_CEC_H



#include <linux/types.h>



struct device;



void mtk_cec_set_hpd_event(struct device *dev,

			   void (*hotplug_event)(bool hpd, struct device *dev),

			   struct device *hdmi_dev);

bool mtk_cec_hpd_high(struct device *dev);



#endif /* _MTK_CEC_H */

drivers/gpu/drm/mediatek/mtk_hdmi.c

0 → 100644
+1816 −0

File added.

Preview size limit exceeded, changes collapsed.