Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8f1a238c authored by Ashok Vuyyuru's avatar Ashok Vuyyuru
Browse files

msm: ipa4: Update mask and shift values for aggr force close register 



Because of not updated mask and shift value, IPA HW not able to
process the forcce close command and asserting with invalid command
offset. Add changes to update mask and shift values for aggregation
force close register.

Change-Id: I19164a32c6a5d49fb005c4a09eb95a23a5d4b6ec
Signed-off-by: default avatarAshok Vuyyuru <avuyyuru@codeaurora.org>
parent aa7030af

drivers/platform/msm/ipa/ipa_v3/ipahal/ipahal_reg.c

+5 −0
Original line number Diff line number Diff line
@@ -3659,6 +3659,11 @@ void ipahal_get_aggr_force_close_valmask(int ep_idx, 
		IPA_AGGR_FORCE_CLOSE_AGGR_FORCE_CLOSE_PIPE_BITMAP_SHFT_V4_5;

		bmsk =

		IPA_AGGR_FORCE_CLOSE_AGGR_FORCE_CLOSE_PIPE_BITMAP_BMSK_V4_5;

	} else if (ipahal_ctx->hw_type <= IPA_HW_v4_7) {

		shft =

		IPA_AGGR_FORCE_CLOSE_AGGR_FORCE_CLOSE_PIPE_BITMAP_SHFT_V4_7;

		bmsk =

		IPA_AGGR_FORCE_CLOSE_AGGR_FORCE_CLOSE_PIPE_BITMAP_BMSK_V4_7;

	}



	if (ep_idx > (sizeof(valmask->val) * 8 - 1)) {

drivers/platform/msm/ipa/ipa_v3/ipahal/ipahal_reg_i.h

+2 −0
Original line number Diff line number Diff line
@@ -139,6 +139,8 @@ int ipahal_reg_init(enum ipa_hw_type ipa_hw_type); 
#define IPA_AGGR_FORCE_CLOSE_AGGR_FORCE_CLOSE_PIPE_BITMAP_SHFT_V4_2 0

#define IPA_AGGR_FORCE_CLOSE_AGGR_FORCE_CLOSE_PIPE_BITMAP_BMSK_V4_5 0x7fffffff

#define IPA_AGGR_FORCE_CLOSE_AGGR_FORCE_CLOSE_PIPE_BITMAP_SHFT_V4_5 0

#define IPA_AGGR_FORCE_CLOSE_AGGR_FORCE_CLOSE_PIPE_BITMAP_BMSK_V4_7 0x7fffff

#define IPA_AGGR_FORCE_CLOSE_AGGR_FORCE_CLOSE_PIPE_BITMAP_SHFT_V4_7 0



/* IPA_ENDP_INIT_ROUTE_n register */

#define IPA_ENDP_INIT_ROUTE_n_ROUTE_TABLE_INDEX_BMSK 0x1f