Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 8e359bce authored by Rob Herring's avatar Rob Herring Committed by Greg Kroah-Hartman
Browse files

arm64: dts: lg: Fix SPI controller node names 



[ Upstream commit 09bae3b64cb580c95329bd8d16f08f0a5cb81ec9 ]

SPI controller nodes should be named 'spi' rather than 'ssp'. Fixing the
name enables dtc SPI bus checks.

Cc: Chanho Min <chanho.min@lge.com>
Signed-off-by: default avatarRob Herring <robh@kernel.org>
Signed-off-by: default avatarArnd Bergmann <arnd@arndb.de>
Signed-off-by: default avatarSasha Levin <sashal@kernel.org>
parent f52a34b5

arch/arm64/boot/dts/lg/lg1312.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -168,14 +168,14 @@ 
			clock-names = "apb_pclk";

			status="disabled";

		};

		spi0: ssp@fe800000 {

		spi0: spi@fe800000 {

			compatible = "arm,pl022", "arm,primecell";

			reg = <0x0 0xfe800000 0x1000>;

			interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&clk_bus>;

			clock-names = "apb_pclk";

		};

		spi1: ssp@fe900000 {

		spi1: spi@fe900000 {

			compatible = "arm,pl022", "arm,primecell";

			reg = <0x0 0xfe900000 0x1000>;

			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;

arch/arm64/boot/dts/lg/lg1313.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -168,14 +168,14 @@ 
			clock-names = "apb_pclk";

			status="disabled";

		};

		spi0: ssp@fe800000 {

		spi0: spi@fe800000 {

			compatible = "arm,pl022", "arm,primecell";

			reg = <0x0 0xfe800000 0x1000>;

			interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&clk_bus>;

			clock-names = "apb_pclk";

		};

		spi1: ssp@fe900000 {

		spi1: spi@fe900000 {

			compatible = "arm,pl022", "arm,primecell";

			reg = <0x0 0xfe900000 0x1000>;

			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;