Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 89366409 authored by Bartlomiej Zolnierkiewicz's avatar Bartlomiej Zolnierkiewicz Committed by Kukjin Kim
Browse files

ARM: EXYNOS: add AFTR mode support for Exynos3250 



AFTR mode support brings reduced energy consumption and is
a prerequisite for more advanced W-AFTR/LPA power saving modes.

AFTR mode has been already supported on other Exynos SoCs for
few years and this patch adds its support for Exynos3250 SoC.

The differences in Exynos3250 SoC AFTR mode support when compared
to Exynos4x12 SoCs are:
- different secure firmware calls are used
- different S5P_WAKEUP_MASK wakeup mask is used
- S5P_WAKEUP_MASK2 wakeup mask needs to be set in addition to
  the standard S5P_WAKEUP_MASK one
- C2_STATE BOOT mode flag needs to be set/cleared pre/post AFTR

Cc: Daniel Lezcano <daniel.lezcano@linaro.org>
Signed-off-by: default avatarBartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>
Acked-by: default avatarKyungmin Park <kyungmin.park@samsung.com>
Tested-by: default avatarChanwoo Choi <cw00.choi@samsung.com>
Signed-off-by: default avatarKukjin Kim <kgene@kernel.org>
parent dc1b9448

arch/arm/mach-exynos/firmware.c

+7 −1
Original line number Diff line number Diff line
@@ -48,6 +48,12 @@ static int exynos_do_idle(unsigned long mode) 
		__raw_writel(virt_to_phys(exynos_cpu_resume_ns),

			     sysram_ns_base_addr + 0x24);

		__raw_writel(EXYNOS_AFTR_MAGIC, sysram_ns_base_addr + 0x20);

		if (soc_is_exynos3250()) {

			exynos_smc(SMC_CMD_SAVE, OP_TYPE_CORE,

				   SMC_POWERSTATE_IDLE, 0);

			exynos_smc(SMC_CMD_SHUTDOWN, OP_TYPE_CLUSTER,

				   SMC_POWERSTATE_IDLE, 0);

		} else

			exynos_smc(SMC_CMD_CPU0AFTR, 0, 0, 0);

		break;

	case FW_DO_IDLE_SLEEP:

arch/arm/mach-exynos/pm.c

+11 −1
Original line number Diff line number Diff line
@@ -127,6 +127,8 @@ int exynos_pm_central_resume(void) 
static void exynos_set_wakeupmask(long mask)

{

	pmu_raw_writel(mask, S5P_WAKEUP_MASK);

	if (soc_is_exynos3250())

		pmu_raw_writel(0x0, S5P_WAKEUP_MASK2);

}



static void exynos_cpu_set_boot_vector(long flags)
@@ -140,7 +142,7 @@ static int exynos_aftr_finisher(unsigned long flags) 
{

	int ret;



	exynos_set_wakeupmask(0x0000ff3e);

	exynos_set_wakeupmask(soc_is_exynos3250() ? 0x40003ffe : 0x0000ff3e);

	/* Set value of power down register for aftr mode */

	exynos_sys_powerdown_conf(SYS_AFTR);
@@ -157,8 +159,13 @@ static int exynos_aftr_finisher(unsigned long flags) 


void exynos_enter_aftr(void)

{

	unsigned int cpuid = smp_processor_id();



	cpu_pm_enter();



	if (soc_is_exynos3250())

		exynos_set_boot_flag(cpuid, C2_STATE);



	exynos_pm_central_suspend();



	if (of_machine_is_compatible("samsung,exynos4212") ||
@@ -178,6 +185,9 @@ void exynos_enter_aftr(void) 


	exynos_pm_central_resume();



	if (soc_is_exynos3250())

		exynos_clear_boot_flag(cpuid, C2_STATE);



	cpu_pm_exit();

}

arch/arm/mach-exynos/regs-pmu.h

+1 −0
Original line number Diff line number Diff line
@@ -43,6 +43,7 @@ 
#define S5P_WAKEUP_STAT				0x0600

#define S5P_EINT_WAKEUP_MASK			0x0604

#define S5P_WAKEUP_MASK				0x0608

#define S5P_WAKEUP_MASK2				0x0614



#define S5P_INFORM0				0x0800

#define S5P_INFORM1				0x0804

arch/arm/mach-exynos/smc.h

+9 −0
Original line number Diff line number Diff line
@@ -17,6 +17,8 @@ 
#define SMC_CMD_SLEEP		(-3)

#define SMC_CMD_CPU1BOOT	(-4)

#define SMC_CMD_CPU0AFTR	(-5)

#define SMC_CMD_SAVE		(-6)

#define SMC_CMD_SHUTDOWN	(-7)

/* For CP15 Access */

#define SMC_CMD_C15RESUME	(-11)

/* For L2 Cache Access */
@@ -32,4 +34,11 @@ extern void exynos_smc(u32 cmd, u32 arg1, u32 arg2, u32 arg3); 


#endif /* __ASSEMBLY__ */



/* op type for SMC_CMD_SAVE and SMC_CMD_SHUTDOWN */

#define OP_TYPE_CORE		0x0

#define OP_TYPE_CLUSTER		0x1



/* Power State required for SMC_CMD_SAVE and SMC_CMD_SHUTDOWN */

#define SMC_POWERSTATE_IDLE	0x1



#endif