Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7ea1adf3 authored by Rodrigo Vivi's avatar Rodrigo Vivi
Browse files

drm/i915/cnl: Add slice and subslice information to debugfs. 



A missing part to EU slice power gating is the
debugfs interface. This patch actually should have been
squashed to the initial EU slice power gating one.

v2: Initial patch was merged without this part.

Fixes: c7ae7e9a ("drm/i915/cnl: Configure EU slice power gating.")
Cc: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
Signed-off-by: default avatarRodrigo Vivi <rodrigo.vivi@intel.com>
Reviewed-by: default avatarJoonas Lahtinen <joonas.lahtinen@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20170809200702.11236-1-rodrigo.vivi@intel.com
parent dfc267ab

drivers/gpu/drm/i915/i915_debugfs.c

+1 −1
Original line number Original line Diff line number Diff line
@@ -4560,7 +4560,7 @@ static void gen9_sseu_device_status(struct drm_i915_private *dev_priv, 




		sseu->slice_mask |= BIT(s);

		sseu->slice_mask |= BIT(s);





		if (IS_GEN9_BC(dev_priv))

		if (IS_GEN9_BC(dev_priv) || IS_CANNONLAKE(dev_priv))

			sseu->subslice_mask =

			sseu->subslice_mask =

				INTEL_INFO(dev_priv)->sseu.subslice_mask;

				INTEL_INFO(dev_priv)->sseu.subslice_mask;