Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7dfbf1b6 authored by Alexander Shiyan's avatar Alexander Shiyan Committed by Olof Johansson
Browse files

ARM: clps711x: Optimize interrupt handling 



This patch modify interrupt handler for processing all penging interrupts
at once.

Signed-off-by: default avatarAlexander Shiyan <shc_work@mail.ru>
Signed-off-by: default avatarOlof Johansson <olof@lixom.net>
parent c99f72ad

arch/arm/mach-clps711x/common.c

+18 −12
Original line number Diff line number Diff line
@@ -215,7 +215,7 @@ void __init clps711x_init_irq(void) 
	}

}



inline u32 fls16(u32 x)

static inline u32 fls16(u32 x)

{

	u32 r = 15;
@@ -239,18 +239,24 @@ inline u32 fls16(u32 x) 


asmlinkage void __exception_irq_entry clps711x_handle_irq(struct pt_regs *regs)

{

	do {

		u32 irqstat;

		void __iomem *base = CLPS711X_VIRT_BASE;



	irqstat = readl_relaxed(base + INTSR1) & readl_relaxed(base + INTMR1);

	if (irqstat) {

		irqstat = readw_relaxed(base + INTSR1) &

			  readw_relaxed(base + INTMR1);

		if (irqstat)

			handle_IRQ(fls16(irqstat), regs);

		return;

	}



	irqstat = readl_relaxed(base + INTSR2) & readl_relaxed(base + INTMR2);

	if (likely(irqstat))

		irqstat = readw_relaxed(base + INTSR2) &

			  readw_relaxed(base + INTMR2);

		if (irqstat) {

			handle_IRQ(fls16(irqstat) + 16, regs);

			continue;

		}



		break;

	} while (1);

}



static u32 notrace clps711x_sched_clock_read(void)