Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 7512ad16 authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/amdgpu/gfx8: add ring callbacks for ib and dma frame size 



Reviewed-by: default avatarChristian König <christian.koenig@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent b04e26b3

drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c

+40 −0
Original line number Diff line number Diff line
@@ -6105,6 +6105,42 @@ static void gfx_v8_ring_emit_cntxcntl(struct amdgpu_ring *ring, uint32_t flags) 
	amdgpu_ring_write(ring, 0);

}



static unsigned gfx_v8_0_ring_get_emit_ib_size_gfx(struct amdgpu_ring *ring)

{

	return

		4; /* gfx_v8_0_ring_emit_ib_gfx */

}



static unsigned gfx_v8_0_ring_get_dma_frame_size_gfx(struct amdgpu_ring *ring)

{

	return

		20 + /* gfx_v8_0_ring_emit_gds_switch */

		7 + /* gfx_v8_0_ring_emit_hdp_flush */

		5 + /* gfx_v8_0_ring_emit_hdp_invalidate */

		6 + 6 + 6 +/* gfx_v8_0_ring_emit_fence_gfx x3 for user fence, vm fence */

		7 + /* gfx_v8_0_ring_emit_pipeline_sync */

		256 + 19 + /* gfx_v8_0_ring_emit_vm_flush */

		2 + /* gfx_v8_ring_emit_sb */

		3; /* gfx_v8_ring_emit_cntxcntl */

}



static unsigned gfx_v8_0_ring_get_emit_ib_size_compute(struct amdgpu_ring *ring)

{

	return

		4; /* gfx_v8_0_ring_emit_ib_compute */

}



static unsigned gfx_v8_0_ring_get_dma_frame_size_compute(struct amdgpu_ring *ring)

{

	return

		20 + /* gfx_v8_0_ring_emit_gds_switch */

		7 + /* gfx_v8_0_ring_emit_hdp_flush */

		5 + /* gfx_v8_0_ring_emit_hdp_invalidate */

		7 + /* gfx_v8_0_ring_emit_pipeline_sync */

		17 + /* gfx_v8_0_ring_emit_vm_flush */

		7 + 7 + 7; /* gfx_v8_0_ring_emit_fence_compute x3 for user fence, vm fence */

}



static void gfx_v8_0_set_gfx_eop_interrupt_state(struct amdgpu_device *adev,

						 enum amdgpu_interrupt_state state)

{
@@ -6288,6 +6324,8 @@ static const struct amdgpu_ring_funcs gfx_v8_0_ring_funcs_gfx = { 
	.pad_ib = amdgpu_ring_generic_pad_ib,

	.emit_switch_buffer = gfx_v8_ring_emit_sb,

	.emit_cntxcntl = gfx_v8_ring_emit_cntxcntl,

	.get_emit_ib_size = gfx_v8_0_ring_get_emit_ib_size_gfx,

	.get_dma_frame_size = gfx_v8_0_ring_get_dma_frame_size_gfx,

};



static const struct amdgpu_ring_funcs gfx_v8_0_ring_funcs_compute = {
@@ -6306,6 +6344,8 @@ static const struct amdgpu_ring_funcs gfx_v8_0_ring_funcs_compute = { 
	.test_ib = gfx_v8_0_ring_test_ib,

	.insert_nop = amdgpu_ring_insert_nop,

	.pad_ib = amdgpu_ring_generic_pad_ib,

	.get_emit_ib_size = gfx_v8_0_ring_get_emit_ib_size_compute,

	.get_dma_frame_size = gfx_v8_0_ring_get_dma_frame_size_compute,

};



static void gfx_v8_0_set_ring_funcs(struct amdgpu_device *adev)