Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6c0dceaa authored by Masahiro Yamada's avatar Masahiro Yamada
Browse files

ARM: dts: uniphier: increase register region size of sysctrl node 



The System Control node has 0x10000 byte of registers.  The current
reg size must be expanded to use the cpufreq driver because the
registers controlling CPU frequency are located at offset 0x8000.

Signed-off-by: default avatarMasahiro Yamada <yamada.masahiro@socionext.com>
parent a909d3e6

arch/arm/boot/dts/uniphier-common32.dtsi

+1 −1
Original line number Original line Diff line number Diff line
@@ -183,7 +183,7 @@ 
		sysctrl@61840000 {

		sysctrl@61840000 {

			compatible = "socionext,uniphier-sysctrl",

			compatible = "socionext,uniphier-sysctrl",

				     "simple-mfd", "syscon";

				     "simple-mfd", "syscon";

			reg = <0x61840000 0x4000>;

			reg = <0x61840000 0x10000>;





			sys_clk: clock {

			sys_clk: clock {

				#clock-cells = <1>;

				#clock-cells = <1>;

arch/arm/boot/dts/uniphier-sld3.dtsi

+1 −1
Original line number Original line Diff line number Diff line
@@ -271,7 +271,7 @@ 
		sysctrl@f1840000 {

		sysctrl@f1840000 {

			compatible = "socionext,uniphier-sysctrl",

			compatible = "socionext,uniphier-sysctrl",

				     "simple-mfd", "syscon";

				     "simple-mfd", "syscon";

			reg = <0xf1840000 0x4000>;

			reg = <0xf1840000 0x10000>;





			sys_clk: clock {

			sys_clk: clock {

				compatible = "socionext,uniphier-sld3-clock";

				compatible = "socionext,uniphier-sld3-clock";