Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6a09a9d6 authored by Steve Wise's avatar Steve Wise Committed by Roland Dreier
Browse files

RDMA/cxgb4: Limit MAXBURST EQ context field to 256B 



MAXBURST cannot exceed 256B for on-chip queues.  With a 512B MAXBURST,
we can lock up the chip.

Signed-off-by: default avatarSteve Wise <swise@opengridcomputing.com>
Cc: <stable@kernel.org>
Signed-off-by: default avatarRoland Dreier <roland@purestorage.com>
parent a25cecce

drivers/infiniband/hw/cxgb4/qp.c

+2 −2
Original line number Diff line number Diff line
@@ -220,7 +220,7 @@ static int create_qp(struct c4iw_rdev *rdev, struct t4_wq *wq, 
		V_FW_RI_RES_WR_DCAEN(0) |

		V_FW_RI_RES_WR_DCACPU(0) |

		V_FW_RI_RES_WR_FBMIN(2) |

		V_FW_RI_RES_WR_FBMAX(3) |

		V_FW_RI_RES_WR_FBMAX(2) |

		V_FW_RI_RES_WR_CIDXFTHRESHO(0) |

		V_FW_RI_RES_WR_CIDXFTHRESH(0) |

		V_FW_RI_RES_WR_EQSIZE(eqsize));
@@ -243,7 +243,7 @@ static int create_qp(struct c4iw_rdev *rdev, struct t4_wq *wq, 
		V_FW_RI_RES_WR_DCAEN(0) |

		V_FW_RI_RES_WR_DCACPU(0) |

		V_FW_RI_RES_WR_FBMIN(2) |

		V_FW_RI_RES_WR_FBMAX(3) |

		V_FW_RI_RES_WR_FBMAX(2) |

		V_FW_RI_RES_WR_CIDXFTHRESHO(0) |

		V_FW_RI_RES_WR_CIDXFTHRESH(0) |

		V_FW_RI_RES_WR_EQSIZE(eqsize));