Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6971e863 authored by Varadarajan Narayanan's avatar Varadarajan Narayanan Committed by Stephen Boyd
Browse files

clk: qcom: Add IPQ4019 Global Clock Controller support 



This patch adds support for the global clock controller found on
the IPQ4019 based devices. This includes UART, I2C, SPI etc.

Signed-off-by: default avatarPradeep Banavathi <pradeepb@codeaurora.org>
Signed-off-by: default avatarSenthilkumar N L <snlakshm@codeaurora.org>
Signed-off-by: default avatarVaradarajan Narayanan <varada@codeaurora.org>
Signed-off-by: default avatarMatthew McClintock <mmcclint@codeaurora.org>
Acked-by: default avatarAndy Gross <andy.gross@linaro.org>
[sboyd@codeaurora.org: Drop 0x16024 enable_reg in crypto_ahb]
Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
parent 92e963f5

Documentation/devicetree/bindings/clock/qcom,gcc.txt

+1 −0
Original line number Diff line number Diff line
@@ -7,6 +7,7 @@ Required properties : 
			"qcom,gcc-apq8064"

			"qcom,gcc-apq8084"

			"qcom,gcc-ipq8064"

			"qcom,gcc-ipq4019"

			"qcom,gcc-msm8660"

			"qcom,gcc-msm8916"

			"qcom,gcc-msm8960"

drivers/clk/qcom/Kconfig

+8 −0
Original line number Diff line number Diff line
@@ -28,6 +28,14 @@ config APQ_MMCC_8084 
	  Say Y if you want to support multimedia devices such as display,

	  graphics, video encode/decode, camera, etc.



config IPQ_GCC_4019

	tristate "IPQ4019 Global Clock Controller"

	depends on COMMON_CLK_QCOM

	help

	  Support for the global clock controller on ipq4019 devices.

	  Say Y if you want to use peripheral devices such as UART, SPI,

	  i2c, USB, SD/eMMC, etc.



config IPQ_GCC_806X

	tristate "IPQ806x Global Clock Controller"

	depends on COMMON_CLK_QCOM

drivers/clk/qcom/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -14,6 +14,7 @@ clk-qcom-$(CONFIG_QCOM_GDSC) += gdsc.o 


obj-$(CONFIG_APQ_GCC_8084) += gcc-apq8084.o

obj-$(CONFIG_APQ_MMCC_8084) += mmcc-apq8084.o

obj-$(CONFIG_IPQ_GCC_4019) += gcc-ipq4019.o

obj-$(CONFIG_IPQ_GCC_806X) += gcc-ipq806x.o

obj-$(CONFIG_IPQ_LCC_806X) += lcc-ipq806x.o

obj-$(CONFIG_MSM_GCC_8660) += gcc-msm8660.o

drivers/clk/qcom/gcc-ipq4019.c

0 → 100644
+1354 −0

File added.

Preview size limit exceeded, changes collapsed.

include/dt-bindings/clock/qcom,gcc-ipq4019.h

0 → 100644
+158 −0
Original line number Diff line number Diff line 
/* Copyright (c) 2015 The Linux Foundation. All rights reserved.

 *

 * Permission to use, copy, modify, and/or distribute this software for any

 * purpose with or without fee is hereby granted, provided that the above

 * copyright notice and this permission notice appear in all copies.

 *

 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES

 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF

 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR

 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES

 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN

 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF

 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.

 *

 */

#ifndef __QCOM_CLK_IPQ4019_H__

#define __QCOM_CLK_IPQ4019_H__



#define GCC_DUMMY_CLK					0

#define AUDIO_CLK_SRC					1

#define BLSP1_QUP1_I2C_APPS_CLK_SRC			2

#define BLSP1_QUP1_SPI_APPS_CLK_SRC			3

#define BLSP1_QUP2_I2C_APPS_CLK_SRC			4

#define BLSP1_QUP2_SPI_APPS_CLK_SRC			5

#define BLSP1_UART1_APPS_CLK_SRC			6

#define BLSP1_UART2_APPS_CLK_SRC			7

#define GCC_USB3_MOCK_UTMI_CLK_SRC			8

#define GCC_APPS_CLK_SRC				9

#define GCC_APPS_AHB_CLK_SRC				10

#define GP1_CLK_SRC					11

#define GP2_CLK_SRC					12

#define GP3_CLK_SRC					13

#define SDCC1_APPS_CLK_SRC				14

#define FEPHY_125M_DLY_CLK_SRC				15

#define WCSS2G_CLK_SRC					16

#define WCSS5G_CLK_SRC					17

#define GCC_APSS_AHB_CLK				18

#define GCC_AUDIO_AHB_CLK				19

#define GCC_AUDIO_PWM_CLK				20

#define GCC_BLSP1_AHB_CLK				21

#define GCC_BLSP1_QUP1_I2C_APPS_CLK			22

#define GCC_BLSP1_QUP1_SPI_APPS_CLK			23

#define GCC_BLSP1_QUP2_I2C_APPS_CLK			24

#define GCC_BLSP1_QUP2_SPI_APPS_CLK			25

#define GCC_BLSP1_UART1_APPS_CLK			26

#define GCC_BLSP1_UART2_APPS_CLK			27

#define GCC_DCD_XO_CLK					28

#define GCC_GP1_CLK					29

#define GCC_GP2_CLK					30

#define GCC_GP3_CLK					31

#define GCC_BOOT_ROM_AHB_CLK				32

#define GCC_CRYPTO_AHB_CLK				33

#define GCC_CRYPTO_AXI_CLK				34

#define GCC_CRYPTO_CLK					35

#define GCC_ESS_CLK					36

#define GCC_IMEM_AXI_CLK				37

#define GCC_IMEM_CFG_AHB_CLK				38

#define GCC_PCIE_AHB_CLK				39

#define GCC_PCIE_AXI_M_CLK				40

#define GCC_PCIE_AXI_S_CLK				41

#define GCC_PCNOC_AHB_CLK				42

#define GCC_PRNG_AHB_CLK				43

#define GCC_QPIC_AHB_CLK				44

#define GCC_QPIC_CLK					45

#define GCC_SDCC1_AHB_CLK				46

#define GCC_SDCC1_APPS_CLK				47

#define GCC_SNOC_PCNOC_AHB_CLK				48

#define GCC_SYS_NOC_125M_CLK				49

#define GCC_SYS_NOC_AXI_CLK				50

#define GCC_TCSR_AHB_CLK				51

#define GCC_TLMM_AHB_CLK				52

#define GCC_USB2_MASTER_CLK				53

#define GCC_USB2_SLEEP_CLK				54

#define GCC_USB2_MOCK_UTMI_CLK				55

#define GCC_USB3_MASTER_CLK				56

#define GCC_USB3_SLEEP_CLK				57

#define GCC_USB3_MOCK_UTMI_CLK				58

#define GCC_WCSS2G_CLK					59

#define GCC_WCSS2G_REF_CLK				60

#define GCC_WCSS2G_RTC_CLK				61

#define GCC_WCSS5G_CLK					62

#define GCC_WCSS5G_REF_CLK				63

#define GCC_WCSS5G_RTC_CLK				64



#define WIFI0_CPU_INIT_RESET				0

#define WIFI0_RADIO_SRIF_RESET				1

#define WIFI0_RADIO_WARM_RESET				2

#define WIFI0_RADIO_COLD_RESET				3

#define WIFI0_CORE_WARM_RESET				4

#define WIFI0_CORE_COLD_RESET				5

#define WIFI1_CPU_INIT_RESET				6

#define WIFI1_RADIO_SRIF_RESET				7

#define WIFI1_RADIO_WARM_RESET				8

#define WIFI1_RADIO_COLD_RESET				9

#define WIFI1_CORE_WARM_RESET				10

#define WIFI1_CORE_COLD_RESET				11

#define USB3_UNIPHY_PHY_ARES				12

#define USB3_HSPHY_POR_ARES				13

#define USB3_HSPHY_S_ARES				14

#define USB2_HSPHY_POR_ARES				15

#define USB2_HSPHY_S_ARES				16

#define PCIE_PHY_AHB_ARES				17

#define PCIE_AHB_ARES					18

#define PCIE_PWR_ARES					19

#define PCIE_PIPE_STICKY_ARES				20

#define PCIE_AXI_M_STICKY_ARES				21

#define PCIE_PHY_ARES					22

#define PCIE_PARF_XPU_ARES				23

#define PCIE_AXI_S_XPU_ARES				24

#define PCIE_AXI_M_VMIDMT_ARES				25

#define PCIE_PIPE_ARES					26

#define PCIE_AXI_S_ARES					27

#define PCIE_AXI_M_ARES					28

#define ESS_RESET					29

#define GCC_BLSP1_BCR					30

#define GCC_BLSP1_QUP1_BCR				31

#define GCC_BLSP1_UART1_BCR				32

#define GCC_BLSP1_QUP2_BCR				33

#define GCC_BLSP1_UART2_BCR				34

#define GCC_BIMC_BCR					35

#define GCC_TLMM_BCR					36

#define GCC_IMEM_BCR					37

#define GCC_ESS_BCR					38

#define GCC_PRNG_BCR					39

#define GCC_BOOT_ROM_BCR				40

#define GCC_CRYPTO_BCR					41

#define GCC_SDCC1_BCR					42

#define GCC_SEC_CTRL_BCR				43

#define GCC_AUDIO_BCR					44

#define GCC_QPIC_BCR					45

#define GCC_PCIE_BCR					46

#define GCC_USB2_BCR					47

#define GCC_USB2_PHY_BCR				48

#define GCC_USB3_BCR					49

#define GCC_USB3_PHY_BCR				50

#define GCC_SYSTEM_NOC_BCR				51

#define GCC_PCNOC_BCR					52

#define GCC_DCD_BCR					53

#define GCC_SNOC_BUS_TIMEOUT0_BCR			54

#define GCC_SNOC_BUS_TIMEOUT1_BCR			55

#define GCC_SNOC_BUS_TIMEOUT2_BCR			56

#define GCC_SNOC_BUS_TIMEOUT3_BCR			57

#define GCC_PCNOC_BUS_TIMEOUT0_BCR			58

#define GCC_PCNOC_BUS_TIMEOUT1_BCR			59

#define GCC_PCNOC_BUS_TIMEOUT2_BCR			60

#define GCC_PCNOC_BUS_TIMEOUT3_BCR			61

#define GCC_PCNOC_BUS_TIMEOUT4_BCR			62

#define GCC_PCNOC_BUS_TIMEOUT5_BCR			63

#define GCC_PCNOC_BUS_TIMEOUT6_BCR			64

#define GCC_PCNOC_BUS_TIMEOUT7_BCR			65

#define GCC_PCNOC_BUS_TIMEOUT8_BCR			66

#define GCC_PCNOC_BUS_TIMEOUT9_BCR			67

#define GCC_TCSR_BCR					68

#define GCC_QDSS_BCR					69

#define GCC_MPM_BCR					70

#define GCC_SPDM_BCR					71



#endif