Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 6654674c authored by Jorik Jonker's avatar Jorik Jonker Committed by Maxime Ripard
Browse files

clk: sunxi-ng: Fix wrong reset register offsets 



The reset register offsets for UART*, I2C* and SCR were off by a few bytes.

Signed-off-by: default avatarJorik Jonker <jorik@kippendief.biz>
Signed-off-by: default avatarMaxime Ripard <maxime.ripard@free-electrons.com>
parent 06421a78

drivers/clk/sunxi-ng/ccu-sun8i-h3.c

+8 −8
Original line number Diff line number Diff line
@@ -783,14 +783,14 @@ static struct ccu_reset_map sun8i_h3_ccu_resets[] = { 
	[RST_BUS_I2S1]		=  { 0x2d0, BIT(13) },

	[RST_BUS_I2S2]		=  { 0x2d0, BIT(14) },



	[RST_BUS_I2C0]		=  { 0x2d4, BIT(0) },

	[RST_BUS_I2C1]		=  { 0x2d4, BIT(1) },

	[RST_BUS_I2C2]		=  { 0x2d4, BIT(2) },

	[RST_BUS_UART0]		=  { 0x2d4, BIT(16) },

	[RST_BUS_UART1]		=  { 0x2d4, BIT(17) },

	[RST_BUS_UART2]		=  { 0x2d4, BIT(18) },

	[RST_BUS_UART3]		=  { 0x2d4, BIT(19) },

	[RST_BUS_SCR]		=  { 0x2d4, BIT(20) },

	[RST_BUS_I2C0]		=  { 0x2d8, BIT(0) },

	[RST_BUS_I2C1]		=  { 0x2d8, BIT(1) },

	[RST_BUS_I2C2]		=  { 0x2d8, BIT(2) },

	[RST_BUS_UART0]		=  { 0x2d8, BIT(16) },

	[RST_BUS_UART1]		=  { 0x2d8, BIT(17) },

	[RST_BUS_UART2]		=  { 0x2d8, BIT(18) },

	[RST_BUS_UART3]		=  { 0x2d8, BIT(19) },

	[RST_BUS_SCR]		=  { 0x2d8, BIT(20) },

};



static const struct sunxi_ccu_desc sun8i_h3_ccu_desc = {