Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 61fc211c authored by Fabrice Gasnier's avatar Fabrice Gasnier Committed by Alexandre Torgue
Browse files

ARM: dts: stm32: add timers support to stm32mp157c 



Add PWM and trigger support to stm32mp157c.

Signed-off-by: default avatarFabrice Gasnier <fabrice.gasnier@st.com>
Signed-off-by: default avatarAlexandre Torgue <alexandre.torgue@st.com>
parent 3599a8af

arch/arm/boot/dts/stm32mp157c.dtsi

+283 −0
Original line number Diff line number Diff line
@@ -104,6 +104,185 @@ 
		interrupt-parent = <&intc>;

		ranges;



		timers2: timer@40000000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32-timers";

			reg = <0x40000000 0x400>;

			clocks = <&rcc TIM2_K>;

			clock-names = "int";

			status = "disabled";



			pwm {

				compatible = "st,stm32-pwm";

				status = "disabled";

			};



			timer@1 {

				compatible = "st,stm32h7-timer-trigger";

				reg = <1>;

				status = "disabled";

			};

		};



		timers3: timer@40001000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32-timers";

			reg = <0x40001000 0x400>;

			clocks = <&rcc TIM3_K>;

			clock-names = "int";

			status = "disabled";



			pwm {

				compatible = "st,stm32-pwm";

				status = "disabled";

			};



			timer@2 {

				compatible = "st,stm32h7-timer-trigger";

				reg = <2>;

				status = "disabled";

			};

		};



		timers4: timer@40002000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32-timers";

			reg = <0x40002000 0x400>;

			clocks = <&rcc TIM4_K>;

			clock-names = "int";

			status = "disabled";



			pwm {

				compatible = "st,stm32-pwm";

				status = "disabled";

			};



			timer@3 {

				compatible = "st,stm32h7-timer-trigger";

				reg = <3>;

				status = "disabled";

			};

		};



		timers5: timer@40003000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32-timers";

			reg = <0x40003000 0x400>;

			clocks = <&rcc TIM5_K>;

			clock-names = "int";

			status = "disabled";



			pwm {

				compatible = "st,stm32-pwm";

				status = "disabled";

			};



			timer@4 {

				compatible = "st,stm32h7-timer-trigger";

				reg = <4>;

				status = "disabled";

			};

		};



		timers6: timer@40004000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32-timers";

			reg = <0x40004000 0x400>;

			clocks = <&rcc TIM6_K>;

			clock-names = "int";

			status = "disabled";



			timer@5 {

				compatible = "st,stm32h7-timer-trigger";

				reg = <5>;

				status = "disabled";

			};

		};



		timers7: timer@40005000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32-timers";

			reg = <0x40005000 0x400>;

			clocks = <&rcc TIM7_K>;

			clock-names = "int";

			status = "disabled";



			timer@6 {

				compatible = "st,stm32h7-timer-trigger";

				reg = <6>;

				status = "disabled";

			};

		};



		timers12: timer@40006000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32-timers";

			reg = <0x40006000 0x400>;

			clocks = <&rcc TIM12_K>;

			clock-names = "int";

			status = "disabled";



			pwm {

				compatible = "st,stm32-pwm";

				status = "disabled";

			};



			timer@11 {

				compatible = "st,stm32h7-timer-trigger";

				reg = <11>;

				status = "disabled";

			};

		};



		timers13: timer@40007000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32-timers";

			reg = <0x40007000 0x400>;

			clocks = <&rcc TIM13_K>;

			clock-names = "int";

			status = "disabled";



			pwm {

				compatible = "st,stm32-pwm";

				status = "disabled";

			};



			timer@12 {

				compatible = "st,stm32h7-timer-trigger";

				reg = <12>;

				status = "disabled";

			};

		};



		timers14: timer@40008000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32-timers";

			reg = <0x40008000 0x400>;

			clocks = <&rcc TIM14_K>;

			clock-names = "int";

			status = "disabled";



			pwm {

				compatible = "st,stm32-pwm";

				status = "disabled";

			};



			timer@13 {

				compatible = "st,stm32h7-timer-trigger";

				reg = <13>;

				status = "disabled";

			};

		};



		usart2: serial@4000e000 {

			compatible = "st,stm32h7-uart";

			reg = <0x4000e000 0x400>;
@@ -152,6 +331,48 @@ 
			status = "disabled";

		};



		timers1: timer@44000000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32-timers";

			reg = <0x44000000 0x400>;

			clocks = <&rcc TIM1_K>;

			clock-names = "int";

			status = "disabled";



			pwm {

				compatible = "st,stm32-pwm";

				status = "disabled";

			};



			timer@0 {

				compatible = "st,stm32h7-timer-trigger";

				reg = <0>;

				status = "disabled";

			};

		};



		timers8: timer@44001000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32-timers";

			reg = <0x44001000 0x400>;

			clocks = <&rcc TIM8_K>;

			clock-names = "int";

			status = "disabled";



			pwm {

				compatible = "st,stm32-pwm";

				status = "disabled";

			};



			timer@7 {

				compatible = "st,stm32h7-timer-trigger";

				reg = <7>;

				status = "disabled";

			};

		};



		usart6: serial@44003000 {

			compatible = "st,stm32h7-uart";

			reg = <0x44003000 0x400>;
@@ -160,6 +381,68 @@ 
			status = "disabled";

		};



		timers15: timer@44006000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32-timers";

			reg = <0x44006000 0x400>;

			clocks = <&rcc TIM15_K>;

			clock-names = "int";

			status = "disabled";



			pwm {

				compatible = "st,stm32-pwm";

				status = "disabled";

			};



			timer@14 {

				compatible = "st,stm32h7-timer-trigger";

				reg = <14>;

				status = "disabled";

			};

		};



		timers16: timer@44007000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32-timers";

			reg = <0x44007000 0x400>;

			clocks = <&rcc TIM16_K>;

			clock-names = "int";

			status = "disabled";



			pwm {

				compatible = "st,stm32-pwm";

				status = "disabled";

			};

			timer@15 {

				compatible = "st,stm32h7-timer-trigger";

				reg = <15>;

				status = "disabled";

			};

		};



		timers17: timer@44008000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "st,stm32-timers";

			reg = <0x44008000 0x400>;

			clocks = <&rcc TIM17_K>;

			clock-names = "int";

			status = "disabled";



			pwm {

				compatible = "st,stm32-pwm";

				status = "disabled";

			};



			timer@16 {

				compatible = "st,stm32h7-timer-trigger";

				reg = <16>;

				status = "disabled";

			};

		};



		rcc: rcc@50000000 {

			compatible = "st,stm32mp1-rcc", "syscon";

			reg = <0x50000000 0x1000>;