Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 5b062010 authored by Biju Das's avatar Biju Das Committed by Simon Horman
Browse files

ARM: dts: r8a7745: Add missing clock for secondary CA7 CPU core 



Add the missing clock to CA7 CPU1 node.

Signed-off-by: default avatarBiju Das <biju.das@bp.renesas.com>
Reviewed-by: default avatarChris Paterson <Chris.Paterson2@renesas.com>
Reviewed-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 6f41d5e0

arch/arm/boot/dts/r8a7745.dtsi

+1 −0
Original line number Diff line number Diff line
@@ -84,6 +84,7 @@ 
			compatible = "arm,cortex-a7";

			reg = <1>;

			clock-frequency = <1000000000>;

			clocks = <&cpg CPG_CORE R8A7745_CLK_Z2>;

			power-domains = <&sysc R8A7745_PD_CA7_CPU1>;

			next-level-cache = <&L2_CA7>;

		};