Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 59856bc9 authored by qctecmdr's avatar qctecmdr Committed by Gerrit - the friendly Code Review server
Browse files

Merge "ARM: dts: msm: enable LMH CPU voltage cooling devices for LAGOON"

parents 5e8405f5 c8aea5bd

qcom/lagoon-thermal.dtsi

+32 −0
Original line number Diff line number Diff line
@@ -45,6 +45,38 @@ 
			#cooling-cells = <2>;

		};

	};



	lmh_dcvs0: qcom,limits-dcvs@18358800 {

		compatible = "qcom,msm-hw-limits";

		interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;

		qcom,affinity = <0>;

		reg = <0x18358800 0x1000>,

			<0x18323000 0x1000>;

		qcom,no-cooling-device-register;

	};



	lmh_dcvs1: qcom,limits-dcvs@18350800 {

		compatible = "qcom,msm-hw-limits";

		interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;

		qcom,affinity = <1>;

		reg = <0x18350800 0x1000>,

			<0x18325800 0x1000>;

		qcom,no-cooling-device-register;

	};

};



&soc {

	lmh_cpu_vdd0: qcom,lmh-cpu-vdd@18358800 {

		compatible = "qcom,lmh-cpu-vdd";

		reg =  <0x18358800 0x1000>;

		#cooling-cells = <2>;

	};



	lmh_cpu_vdd1: qcom,lmh-cpu-vdd@18350800 {

		compatible = "qcom,lmh-cpu-vdd";

		reg =  <0x18350800 0x1000>;

		#cooling-cells = <2>;

	};

};



&thermal_zones {

qcom/lagoon.dtsi

+8 −0
Original line number Diff line number Diff line
@@ -46,6 +46,7 @@ 
			qcom,freq-domain = <&cpufreq_hw 0 6>;

			cache-size = <0x8000>;

			next-level-cache = <&L2_0>;

			qcom,lmh-dcvs = <&lmh_dcvs0>;

			#cooling-cells = <2>;

			L2_0: l2-cache {

			      compatible = "arm,arch-cache";
@@ -85,6 +86,7 @@ 
			qcom,freq-domain = <&cpufreq_hw 0 6>;

			cache-size = <0x8000>;

			next-level-cache = <&L2_100>;

			qcom,lmh-dcvs = <&lmh_dcvs0>;

			L2_100: l2-cache {

				compatible = "arm,arch-cache";

				cache-size = <0x10000>;
@@ -117,6 +119,7 @@ 
			qcom,freq-domain = <&cpufreq_hw 0 6>;

			cache-size = <0x8000>;

			next-level-cache = <&L2_200>;

			qcom,lmh-dcvs = <&lmh_dcvs0>;

			L2_200: l2-cache {

				compatible = "arm,arch-cache";

				cache-size = <0x10000>;
@@ -149,6 +152,7 @@ 
			qcom,freq-domain = <&cpufreq_hw 0 6>;

			cache-size = <0x8000>;

			next-level-cache = <&L2_300>;

			qcom,lmh-dcvs = <&lmh_dcvs0>;

			L2_300: l2-cache {

				compatible = "arm,arch-cache";

				cache-size = <0x10000>;
@@ -182,6 +186,7 @@ 
			qcom,freq-domain = <&cpufreq_hw 0 6>;

			cache-size = <0x8000>;

			next-level-cache = <&L2_400>;

			qcom,lmh-dcvs = <&lmh_dcvs0>;

			L2_400: l2-cache {

				compatible = "arm,arch-cache";

				cache-size = <0x10000>;
@@ -214,6 +219,7 @@ 
			qcom,freq-domain = <&cpufreq_hw 0 6>;

			cache-size = <0x8000>;

			next-level-cache = <&L2_500>;

			qcom,lmh-dcvs = <&lmh_dcvs0>;

			L2_500: l2-cache {

				compatible = "arm,arch-cache";

				cache-size = <0x10000>;
@@ -246,6 +252,7 @@ 
			qcom,freq-domain = <&cpufreq_hw 1 2>;

			cache-size = <0x10000>;

			next-level-cache = <&L2_600>;

			qcom,lmh-dcvs = <&lmh_dcvs1>;

			#cooling-cells = <2>;

			L2_600: l2-cache {

				compatible = "arm,arch-cache";
@@ -288,6 +295,7 @@ 
			qcom,freq-domain = <&cpufreq_hw 1 2>;

			cache-size = <0x10000>;

			next-level-cache = <&L2_700>;

			qcom,lmh-dcvs = <&lmh_dcvs1>;

			L2_700: l2-cache {

				compatible = "arm,arch-cache";

				cache-size = <0x40000>;