Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 58c3ce23 authored by Vitaly Prosyak's avatar Vitaly Prosyak Committed by Alex Deucher
Browse files

drm/amd/powerplay: Use engine clock limit calculated by dal 



Use min required system clock calculated by dal

Signed-off-by: default avatarHarry Wentland <harry.wentland@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 155f1127

drivers/gpu/drm/amd/powerplay/hwmgr/cz_hwmgr.c

+3 −3
Original line number Diff line number Diff line
@@ -715,7 +715,6 @@ static int cz_tf_update_sclk_limit(struct pp_hwmgr *hwmgr, 
	unsigned long clock = 0;

	unsigned long level;

	unsigned long stable_pstate_sclk;

	struct PP_Clocks clocks;

	unsigned long percentage;



	cz_hwmgr->sclk_dpm.soft_min_clk = table->entries[0].clk;
@@ -726,8 +725,9 @@ static int cz_tf_update_sclk_limit(struct pp_hwmgr *hwmgr, 
	else

		cz_hwmgr->sclk_dpm.soft_max_clk  = table->entries[table->count - 1].clk;



	/*PECI_GetMinClockSettings(pHwMgr->pPECI, &clocks);*/

	clock = clocks.engineClock;

	clock = hwmgr->display_config.min_core_set_clock;

	if (clock == 0)

		printk(KERN_ERR "[ powerplay ] min_core_set_clock not set\n");



	if (cz_hwmgr->sclk_dpm.hard_min_clk != clock) {

		cz_hwmgr->sclk_dpm.hard_min_clk = clock;