Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 58b3dbe2 authored by Ajay Singh Parmar's avatar Ajay Singh Parmar
Browse files

drm/msm/dsi-staging: update edid with resolution details 



Populate the EDID with the resolutions supported by the
attached display panel to provide the correct resolution
details to the use modules who are reading this EDID.

CRs-Fixed: 2399075
Change-Id: I9ab1e0acdc0db02382ec745cf99b01397308d9d0
Signed-off-by: default avatarAjay Singh Parmar <aparmar@codeaurora.org>
parent 8345c679

drivers/gpu/drm/msm/dsi-staging/dsi_drm.c

+54 −3
Original line number Diff line number Diff line
@@ -645,6 +645,58 @@ static int dsi_drm_update_edid_name(struct edid *edid, const char *name) 
	return 0;

}



static void dsi_drm_update_dtd(struct edid *edid,

		struct dsi_display_mode *modes, u32 modes_count)

{

	u32 i;

	u32 count = min_t(u32, modes_count, 3);



	for (i = 0; i < count; i++) {

		struct detailed_timing *dtd = &edid->detailed_timings[i];

		struct dsi_display_mode *mode = &modes[i];

		struct dsi_mode_info *timing = &mode->timing;

		struct detailed_pixel_timing *pd = &dtd->data.pixel_data;

		u32 h_blank = timing->h_front_porch + timing->h_sync_width +

				timing->h_back_porch;

		u32 v_blank = timing->v_front_porch + timing->v_sync_width +

				timing->v_back_porch;

		u32 h_img = 0, v_img = 0;



		dtd->pixel_clock = mode->pixel_clk_khz / 10;



		pd->hactive_lo = timing->h_active & 0xFF;

		pd->hblank_lo = h_blank & 0xFF;

		pd->hactive_hblank_hi = ((h_blank >> 8) & 0xF) |

				((timing->h_active >> 8) & 0xF) << 4;



		pd->vactive_lo = timing->v_active & 0xFF;

		pd->vblank_lo = v_blank & 0xFF;

		pd->vactive_vblank_hi = ((v_blank >> 8) & 0xF) |

				((timing->v_active >> 8) & 0xF) << 4;



		pd->hsync_offset_lo = timing->h_front_porch & 0xFF;

		pd->hsync_pulse_width_lo = timing->h_sync_width & 0xFF;

		pd->vsync_offset_pulse_width_lo =

			((timing->v_front_porch & 0xF) << 4) |

			(timing->v_sync_width & 0xF);



		pd->hsync_vsync_offset_pulse_width_hi =

			(((timing->h_front_porch >> 8) & 0x3) << 6) |

			(((timing->h_sync_width >> 8) & 0x3) << 4) |

			(((timing->v_front_porch >> 4) & 0x3) << 2) |

			(((timing->v_sync_width >> 4) & 0x3) << 0);



		pd->width_mm_lo = h_img & 0xFF;

		pd->height_mm_lo = v_img & 0xFF;

		pd->width_height_mm_hi = (((h_img >> 8) & 0xF) << 4) |

			((v_img >> 8) & 0xF);



		pd->hborder = 0;

		pd->vborder = 0;

		pd->misc = 0;

	}

}



static void dsi_drm_update_checksum(struct edid *edid)

{

	u8 *data = (u8 *)edid;
@@ -670,9 +722,7 @@ int dsi_connector_get_modes(struct drm_connector *connector, void *data) 
		0x80, 0x50, 0x2D, 0x78, 0x0A, 0x0D, 0xC9, 0xA0, 0x57, 0x47,

		0x98, 0x27, 0x12, 0x48, 0x4C, 0x00, 0x00, 0x00, 0x01, 0x01,

		0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01,

		0x01, 0x01, 0x01, 0x01, 0x02, 0x3A, 0x80, 0x18, 0x71, 0x38,

		0x2D, 0x40, 0x58, 0x2C, 0x45, 0x00, 0x50, 0x1D, 0x74, 0x00,

		0x00, 0x1E,

		0x01, 0x01, 0x01, 0x01,

	};



	edid_size = min_t(u32, sizeof(edid), EDID_LENGTH);
@@ -724,6 +774,7 @@ int dsi_connector_get_modes(struct drm_connector *connector, void *data) 
		goto end;

	}



	dsi_drm_update_dtd(&edid, modes, count);

	dsi_drm_update_checksum(&edid);

	rc =  drm_connector_update_edid_property(connector, &edid);

	if (rc)