Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 553e9c18 authored by Andy Shevchenko's avatar Andy Shevchenko Committed by Darren Hart
Browse files

platform/x86: intel_mid_powerbtn: Acknowledge interrupts



Some platforms require interrupt to be acknowledged by clearing
MSIC_PWRBTNM bit in interrupt level 1 mask register.

Signed-off-by: default avatarAndy Shevchenko <andriy.shevchenko@linux.intel.com>
parent 4b819c6d
Loading
Loading
Loading
Loading
+1 −0
Original line number Diff line number Diff line
@@ -94,6 +94,7 @@ static irqreturn_t mid_pb_isr(int irq, void *dev_id)
		input_sync(input);
	}

	ddata->ack(ddata);
	return IRQ_HANDLED;
}