Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 53ca7d88 authored by Vivek Aknurwar's avatar Vivek Aknurwar
Browse files

clk: qcom: gcc-kona: Update the PCIe pipe clock structures 



The PCIe client driver needs to control the peripheral and
core memories of the pipe clocks on kona. Update the clock
structures for the pipe clocks to allow such control.

Change-Id: Idba52dfaa4946a4a4bb459e67da12ea8c039fd39
Signed-off-by: default avatarVivek Aknurwar <viveka@codeaurora.org>
parent bc1f1de3

drivers/clk/qcom/gcc-kona.c

+3 −3
Original line number Diff line number Diff line
@@ -2226,7 +2226,7 @@ static struct clk_branch gcc_pcie_0_mstr_axi_clk = { 


static struct clk_branch gcc_pcie_0_pipe_clk = {

	.halt_reg = 0x6b02c,

	.halt_check = BRANCH_HALT_DELAY,

	.halt_check = BRANCH_HALT_SKIP,

	.clkr = {

		.enable_reg = 0x52008,

		.enable_mask = BIT(4),
@@ -2313,7 +2313,7 @@ static struct clk_branch gcc_pcie_1_mstr_axi_clk = { 


static struct clk_branch gcc_pcie_1_pipe_clk = {

	.halt_reg = 0x8d02c,

	.halt_check = BRANCH_HALT_DELAY,

	.halt_check = BRANCH_HALT_SKIP,

	.clkr = {

		.enable_reg = 0x52000,

		.enable_mask = BIT(30),
@@ -2400,7 +2400,7 @@ static struct clk_branch gcc_pcie_2_mstr_axi_clk = { 


static struct clk_branch gcc_pcie_2_pipe_clk = {

	.halt_reg = 0x602c,

	.halt_check = BRANCH_HALT_DELAY,

	.halt_check = BRANCH_HALT_SKIP,

	.clkr = {

		.enable_reg = 0x52010,

		.enable_mask = BIT(15),