Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 50290cfe authored by Martin Blumenstingl's avatar Martin Blumenstingl Committed by Kevin Hilman
Browse files

ARM64: dts: meson: add comments with the GPIO for the PHY interrupts 



Currently one has to look/calculate the GPIO for the PHY interrupts
manually. Add a comment for the existing PHY interrupt lines to make it
easier to find out which GPIO is used.
This is done using the following calculation:
- number of GPIO AO pins (14 on GXBB: GPIOAO_0..13)
- add the offset of the pin which is used for the interrupt (for example
  GPIOZ_15 = 15 on Odroid-C2)

Signed-off-by: default avatarMartin Blumenstingl <martin.blumenstingl@googlemail.com>
Reviewed-By: default avatarJerome Brunet <jbrunet@baylibre.com>
Signed-off-by: default avatarKevin Hilman <khilman@baylibre.com>
parent 0cb6c604

arch/arm64/boot/dts/amlogic/meson-gxbb-nanopi-k2.dts

+1 −0
Original line number Diff line number Diff line
@@ -169,6 +169,7 @@ 
			/* Realtek RTL8211F (0x001cc916) */

			reg = <0>;

			interrupt-parent = <&gpio_intc>;

			/* MAC_INTR on GPIOZ_15 */

			interrupts = <29 IRQ_TYPE_LEVEL_LOW>;

		};

	};

arch/arm64/boot/dts/amlogic/meson-gxbb-odroidc2.dts

+2 −0
Original line number Diff line number Diff line
@@ -174,8 +174,10 @@ 
		#size-cells = <0>;



		eth_phy0: ethernet-phy@0 {

			/* Realtek RTL8211F (0x001cc916) */

			reg = <0>;

			interrupt-parent = <&gpio_intc>;

			/* MAC_INTR on GPIOZ_15 */

			interrupts = <29 IRQ_TYPE_LEVEL_LOW>;

			eee-broken-1000t;

		};

arch/arm64/boot/dts/amlogic/meson-gxbb-p200.dts

+1 −0
Original line number Diff line number Diff line
@@ -118,6 +118,7 @@ 
			/* Micrel KSZ9031 (0x00221620) */

			reg = <3>;

			interrupt-parent = <&gpio_intc>;

			/* MAC_INTR on GPIOZ_15 */

			interrupts = <29 IRQ_TYPE_LEVEL_LOW>;

		};

	};

arch/arm64/boot/dts/amlogic/meson-gxm-q200.dts

+1 −0
Original line number Diff line number Diff line
@@ -111,6 +111,7 @@ 
		reg = <0>;

		max-speed = <1000>;

		interrupt-parent = <&gpio_intc>;

		/* MAC_INTR on GPIOH_3 */

		interrupts = <29 IRQ_TYPE_LEVEL_LOW>;

	};

};