Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 4efafee0 authored by Chris Ball's avatar Chris Ball
Browse files

mmc: dt: Deduplicate binding docs by referencing mmc.txt 



Now that we have common bindings for MMC, rewrite the individual
bindings to inherit from mmc.txt and describe their differences.

Acked-by: default avatarStephen Warren <swarren@wwwdotorg.org>
Acked-by: default avatarArnd Bergmann <arnd@arndb.de>
Signed-off-by: default avatarChris Ball <cjb@laptop.org>
parent 45a6b32e

Documentation/devicetree/bindings/mmc/fsl-esdhc.txt

+13 −12
Original line number Diff line number Diff line
@@ -3,21 +3,22 @@ 
The Enhanced Secure Digital Host Controller provides an interface

for MMC, SD, and SDIO types of memory cards.



This file documents differences between the core properties described

by mmc.txt and the properties used by the sdhci-esdhc driver.



Required properties:

  - compatible : should be

    "fsl,<chip>-esdhc", "fsl,esdhc"

  - reg : should contain eSDHC registers location and length.

  - interrupts : should contain eSDHC interrupt.

  - interrupt-parent : interrupt source phandle.

  - clock-frequency : specifies eSDHC base clock frequency.

  - sdhci,wp-inverted : (optional) specifies that eSDHC controller

    reports inverted write-protect state; New devices should use

    the generic "wp-inverted" property.

  - sdhci,1-bit-only : (optional) specifies that a controller can

    only handle 1-bit data transfers. New devices should use the

    generic "bus-width = <1>" property.

  - sdhci,auto-cmd12: (optional) specifies that a controller can

    only handle auto CMD12.



Optional properties:

  - sdhci,wp-inverted : specifies that eSDHC controller reports

    inverted write-protect state; New devices should use the generic

    "wp-inverted" property.

  - sdhci,1-bit-only : specifies that a controller can only handle

    1-bit data transfers. New devices should use the generic

    "bus-width = <1>" property.

  - sdhci,auto-cmd12: specifies that a controller can only handle auto

    CMD12.



Example:

Documentation/devicetree/bindings/mmc/fsl-imx-esdhc.txt

+3 −5
Original line number Diff line number Diff line
@@ -3,17 +3,15 @@ 
The Enhanced Secure Digital Host Controller on Freescale i.MX family

provides an interface for MMC, SD, and SDIO types of memory cards.



This file documents differences between the core properties described

by mmc.txt and the properties used by the sdhci-esdhc-imx driver.



Required properties:

- compatible : Should be "fsl,<chip>-esdhc"

- reg : Should contain eSDHC registers location and length

- interrupts : Should contain eSDHC interrupt



Optional properties:

- non-removable : Indicate the card is wired to host permanently

- fsl,cd-internal : Indicate to use controller internal card detection

- fsl,wp-internal : Indicate to use controller internal write protection

- cd-gpios : Specify GPIOs for card detection

- wp-gpios : Specify GPIOs for write protection



Examples:

Documentation/devicetree/bindings/mmc/mmc-spi-slot.txt

+4 −4
Original line number Diff line number Diff line 
MMC/SD/SDIO slot directly connected to a SPI bus



This file documents differences between the core properties described

by mmc.txt and the properties used by the mmc_spi driver.



Required properties:

- compatible : should be "mmc-spi-slot".

- reg : should specify SPI address (chip-select number).

- spi-max-frequency : maximum frequency for this device (Hz).

- voltage-ranges : two cells are required, first cell specifies minimum

  slot voltage (mV), second cell specifies maximum slot voltage (mV).
@@ -11,8 +12,7 @@ Required properties: 
Optional properties:

- gpios : may specify GPIOs in this order: Card-Detect GPIO,

  Write-Protect GPIO. Note that this does not follow the

  binding from mmc.txt, for historic reasons.

- interrupts : the interrupt of a card detect interrupt.

  binding from mmc.txt, for historical reasons.

- interrupt-parent : the phandle for the interrupt controller that

  services interrupts for this device.

Documentation/devicetree/bindings/mmc/mmci.txt

+4 −8
Original line number Diff line number Diff line 
* ARM PrimeCell MultiMedia Card Interface (MMCI) PL180/1



The ARM PrimeCell MMCI PL180 and PL181 provides and interface for

The ARM PrimeCell MMCI PL180 and PL181 provides an interface for

reading and writing to MultiMedia and SD cards alike.



This file documents differences between the core properties described

by mmc.txt and the properties used by the mmci driver.



Required properties:

- compatible             : contains "arm,pl18x", "arm,primecell".

- reg                    : contains pl18x registers and length.

- interrupts             : contains the device IRQ(s).

- arm,primecell-periphid : contains the PrimeCell Peripheral ID.



Optional properties:

- wp-gpios               : contains any write protect (ro) gpios

- cd-gpios               : contains any card detection gpios

- cd-inverted            : indicates whether the cd gpio is inverted

- max-frequency          : contains the maximum operating frequency

- bus-width              : number of data lines, can be <1>, <4>, or <8>

- mmc-cap-mmc-highspeed  : indicates whether MMC is high speed capable

- mmc-cap-sd-highspeed   : indicates whether SD is high speed capable

Documentation/devicetree/bindings/mmc/mxs-mmc.txt

+3 −5
Original line number Diff line number Diff line
@@ -3,16 +3,14 @@ 
The Freescale MXS Synchronous Serial Ports (SSP) can act as a MMC controller

to support MMC, SD, and SDIO types of memory cards.



This file documents differences between the core properties in mmc.txt

and the properties used by the mxsmmc driver.



Required properties:

- compatible: Should be "fsl,<chip>-mmc".  The supported chips include

  imx23 and imx28.

- reg: Should contain registers location and length

- interrupts: Should contain ERROR and DMA interrupts

- fsl,ssp-dma-channel: APBH DMA channel for the SSP

- bus-width: Number of data lines, can be <1>, <4>, or <8>



Optional properties:

- wp-gpios: Specify GPIOs for write protection



Examples: