Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 48730035 authored by shiwgupt's avatar shiwgupt
Browse files

ARM: dts: msm: Add CSIPHY/CCI nodes for khaje 

Add CSIPHY/CCI nodes for khaje camera.

CRs-Fixed: 2966344
Change-Id: I0088524734ec23715309367958c0955dad01ac76
parent e0f59e07

bindings/msm-cam-cci.txt

+2 −0
Original line number Diff line number Diff line
@@ -19,6 +19,8 @@ First Level Node - CCI device 
  Usage: required

  Value type: <string>

  Definition: Should be "qcom,cci".

        In case of cci version 1.2,

        use "qcom,cci-v1.2".



- cell-index: cci hardware core index

  Usage: required

khaje-camera.dtsi

+203 −0
Original line number Diff line number Diff line
@@ -6,6 +6,209 @@ 
		status = "ok";

	};



	cam_csiphy0: qcom,csiphy0 {

		cell-index = <0>;

		compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";

		reg = <0x05C52000 0x2000>;

		reg-names = "csiphy";

		reg-cam-base = <0x52000>;

		interrupts = <GIC_SPI 72 IRQ_TYPE_EDGE_RISING>;

		interrupt-names = "csiphy";

		regulator-names = "gdscr", "mipi-csi-vdd1",

			"mipi-csi-vdd2";

		gdscr-supply = <&gcc_camss_top_gdsc>;

		mipi-csi-vdd1-supply = <&L4A>;

		mipi-csi-vdd2-supply = <&L18A>;

		rgltr-cntrl-support;

		rgltr-min-voltage = <0 880000 1200000>;

		rgltr-max-voltage = <0 1050000 1300000>;

		rgltr-load-current = <0 0 15900 9000>;

		clocks = <&gcc GCC_CAMSS_TFE_CPHY_RX_CLK_SRC>,

			<&gcc GCC_CAMSS_CPHY_0_CLK>,

			<&gcc GCC_CAMSS_CSI0PHYTIMER_CLK_SRC>,

			<&gcc GCC_CAMSS_CSI0PHYTIMER_CLK>;

		clock-names = "cphy_rx_clk_src",

			"csiphy0_clk",

			"csi0phytimer_clk_src",

			"csi0phytimer_clk";

		src-clock-name = "csi0phytimer_clk_src";

		clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";

		clock-rates =

			<19200000  0 19200000 0>,

			<256000000 0 300000000 0>,

			<384000000 0 300000000 0>,

			<384000000 0 30000000 0>;

		qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;

		status = "ok";

	};



	cam_csiphy1: qcom,csiphy1 {

		cell-index = <1>;

		compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";

		reg = <0x05C54000 0x2000>;

		reg-names = "csiphy";

		reg-cam-base = <0x54000>;

		interrupts = <GIC_SPI 73 IRQ_TYPE_EDGE_RISING>;

		interrupt-names = "csiphy";

		regulator-names = "gdscr", "mipi-csi-vdd1",

			"mipi-csi-vdd2";

		gdscr-supply = <&gcc_camss_top_gdsc>;

		mipi-csi-vdd1-supply = <&L4A>;

		mipi-csi-vdd2-supply = <&L18A>;

		rgltr-cntrl-support;

		rgltr-min-voltage = <0 880000 1200000>;

		rgltr-max-voltage = <0 1050000 1300000>;

		rgltr-load-current = <0 0 15900 9000>;

		clocks = <&gcc GCC_CAMSS_TFE_CPHY_RX_CLK_SRC>,

			<&gcc GCC_CAMSS_CPHY_1_CLK>,

			<&gcc GCC_CAMSS_CSI1PHYTIMER_CLK_SRC>,

			<&gcc GCC_CAMSS_CSI1PHYTIMER_CLK>;

		clock-names = "cphy_rx_clk_src",

			"csiphy1_clk",

			"csi1phytimer_clk_src",

			"csi1phytimer_clk";

		src-clock-name = "csi1phytimer_clk_src";

		clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";

		clock-rates =

			<19200000  0 19200000 0>,

			<256000000 0 300000000 0>,

			<384000000 0 300000000 0>,

			<384000000 0 30000000 0>;

		qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;

		status = "ok";

	};



	cam_csiphy2: qcom,csiphy2 {

		cell-index = <2>;

		compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";

		reg = <0x05C56000 0x2000>;

		reg-names = "csiphy";

		reg-cam-base = <0x56000>;

		interrupts = <GIC_SPI 74 IRQ_TYPE_EDGE_RISING>;

		interrupt-names = "csiphy";

		regulator-names = "gdscr", "mipi-csi-vdd1",

			"mipi-csi-vdd2";

		gdscr-supply = <&gcc_camss_top_gdsc>;

		mipi-csi-vdd1-supply = <&L4A>;

		mipi-csi-vdd2-supply = <&L18A>;

		rgltr-cntrl-support;

		rgltr-min-voltage = <0 880000 1200000>;

		rgltr-max-voltage = <0 1050000 1300000>;

		rgltr-load-current = <0 0 15900 9000>;

		clocks = <&gcc GCC_CAMSS_TFE_CPHY_RX_CLK_SRC>,

			<&gcc GCC_CAMSS_CPHY_2_CLK>,

			<&gcc GCC_CAMSS_CSI2PHYTIMER_CLK_SRC>,

			<&gcc GCC_CAMSS_CSI2PHYTIMER_CLK>;

		clock-names = "cphy_rx_clk_src",

				"csiphy2_clk",

				"csi2phytimer_clk_src",

				"csi2phytimer_clk";

		src-clock-name = "csi2phytimer_clk_src";

		clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";

		clock-rates =

			<19200000  0 19200000 0>,

			<256000000 0 300000000 0>,

			<384000000 0 300000000 0>,

			<384000000 0 30000000 0>;

		qcom,cam-cx-ipeak = <&cx_ipeak_lm 8>;

		status = "ok";

	};



	cam_cci0: qcom,cci0 {

		cell-index = <0>;

		compatible = "qcom,cci-v1.2", "qcom,cci";

		#address-cells = <1>;

		#size-cells = <0>;

		reg = <0x05C1B000 0x1000>;

		reg-names = "cci";

		reg-cam-base = <0x1B000>;

		interrupt-names = "cci";

		interrupts = <GIC_SPI 206 IRQ_TYPE_EDGE_RISING>;

		status = "ok";

		gdscr-supply = <&gcc_camss_top_gdsc>;

		regulator-names = "gdscr";

		clocks = <&gcc GCC_CAMSS_CCI_0_CLK>,

			<&gcc GCC_CAMSS_CCI_CLK_SRC>;

		clock-names = "cci_0_clk",

				"cci_0_clk_src";

		src-clock-name = "cci_0_clk_src";

		clock-cntl-level = "svs";

		clock-rates = <0 37500000>;

		pinctrl-names = "cam_default", "cam_suspend";

		pinctrl-0 = <&cci0_active &cci1_active>;

		pinctrl-1 = <&cci0_suspend &cci1_suspend>;

		gpios = <&tlmm 22 0>,

			<&tlmm 23 0>,

			<&tlmm 29 0>,

			<&tlmm 30 0>;

		gpio-req-tbl-num = <0 1 2 3>;

		gpio-req-tbl-flags = <1 1 1 1>;

		gpio-req-tbl-label = "CCI_I2C_DATA0",

					"CCI_I2C_CLK0",

					"CCI_I2C_DATA1",

					"CCI_I2C_CLK1";



		i2c_freq_100Khz_cci0: qcom,i2c_standard_mode {

			hw-thigh = <201>;

			hw-tlow = <174>;

			hw-tsu-sto = <204>;

			hw-tsu-sta = <231>;

			hw-thd-dat = <22>;

			hw-thd-sta = <162>;

			hw-tbuf = <227>;

			hw-scl-stretch-en = <0>;

			hw-trdhld = <6>;

			hw-tsp = <3>;

			cci-clk-src = <37500000>;

			status = "ok";

		};



		i2c_freq_400Khz_cci0: qcom,i2c_fast_mode {

			hw-thigh = <38>;

			hw-tlow = <56>;

			hw-tsu-sto = <40>;

			hw-tsu-sta = <40>;

			hw-thd-dat = <22>;

			hw-thd-sta = <35>;

			hw-tbuf = <62>;

			hw-scl-stretch-en = <0>;

			hw-trdhld = <6>;

			hw-tsp = <3>;

			cci-clk-src = <37500000>;

			status = "ok";

		};



		i2c_freq_custom_cci0: qcom,i2c_custom_mode {

			hw-thigh = <38>;

			hw-tlow = <56>;

			hw-tsu-sto = <40>;

			hw-tsu-sta = <40>;

			hw-thd-dat = <22>;

			hw-thd-sta = <35>;

			hw-tbuf = <62>;

			hw-scl-stretch-en = <1>;

			hw-trdhld = <6>;

			hw-tsp = <3>;

			cci-clk-src = <37500000>;

			status = "ok";

		};



		i2c_freq_1Mhz_cci0: qcom,i2c_fast_plus_mode {

			hw-thigh = <16>;

			hw-tlow = <22>;

			hw-tsu-sto = <17>;

			hw-tsu-sta = <18>;

			hw-thd-dat = <16>;

			hw-thd-sta = <15>;

			hw-tbuf = <24>;

			hw-scl-stretch-en = <0>;

			hw-trdhld = <3>;

			hw-tsp = <3>;

			cci-clk-src = <37500000>;

			status = "ok";

		};

	};



	qcom,cam_smmu {

		compatible = "qcom,msm-cam-smmu";

		status = "ok";