Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 446957ba authored by Adam Buchbinder's avatar Adam Buchbinder Committed by Michael Ellerman
Browse files

powerpc: Fix misspellings in comments.

parent 95442c64
Loading
Loading
Loading
Loading
+1 −1
Original line number Diff line number Diff line
@@ -239,5 +239,5 @@ struct external_reloc {
#define DEFAULT_DATA_SECTION_ALIGNMENT 4
#define DEFAULT_BSS_SECTION_ALIGNMENT 4
#define DEFAULT_TEXT_SECTION_ALIGNMENT 4
/* For new sections we havn't heard of before */
/* For new sections we haven't heard of before */
#define DEFAULT_SECTION_ALIGNMENT 4
+1 −1
Original line number Diff line number Diff line
@@ -38,7 +38,7 @@

BSS_STACK(4096);

#define SPRN_PIR	0x11E	/* Processor Indentification Register */
#define SPRN_PIR	0x11E	/* Processor Identification Register */
#define USERDATA_LEN	256	/* Length of userdata passed in by PIBS */
#define MAX_RANKS	0x4
#define DDR3_MR0CF	0x80010011U
+1 −1
Original line number Diff line number Diff line
@@ -80,7 +80,7 @@ static void ibm_currituck_fixups(void)
	}
}

#define SPRN_PIR	0x11E	/* Processor Indentification Register */
#define SPRN_PIR	0x11E	/* Processor Identification Register */
void platform_init(void)
{
	unsigned long end_of_ram, avail_ram;
+1 −1
Original line number Diff line number Diff line
@@ -59,7 +59,7 @@ static void *iss_4xx_vmlinux_alloc(unsigned long size)
	return (void *)ibm4xx_memstart;
}

#define SPRN_PIR	0x11E	/* Processor Indentification Register */
#define SPRN_PIR	0x11E	/* Processor Identification Register */
void platform_init(void)
{
	unsigned long end_of_ram = 0x08000000;
+2 −2
Original line number Diff line number Diff line
@@ -61,7 +61,7 @@
 * via bl/blr. It expects that caller has pre-xored input data with first
 * 4 words of encryption key into rD0-rD3. Pointer/counter registers must
 * have also been set up before (rT0, rKP, CTR). Output is stored in rD0-rD3
 * and rW0-rW3 and caller must execute a final xor on the ouput registers.
 * and rW0-rW3 and caller must execute a final xor on the output registers.
 * All working registers rD0-rD3 & rW0-rW7 are overwritten during processing.
 *
 */
@@ -209,7 +209,7 @@ ppc_encrypt_block_loop:
 * via bl/blr. It expects that caller has pre-xored input data with first
 * 4 words of encryption key into rD0-rD3. Pointer/counter registers must
 * have also been set up before (rT0, rKP, CTR). Output is stored in rD0-rD3
 * and rW0-rW3 and caller must execute a final xor on the ouput registers.
 * and rW0-rW3 and caller must execute a final xor on the output registers.
 * All working registers rD0-rD3 & rW0-rW7 are overwritten during processing.
 *
 */
Loading