Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 40b049d0 authored by Anson Huang's avatar Anson Huang Committed by Greg Kroah-Hartman
Browse files

ARM: dts: imx6ul: use nvmem-cells for cpu speed grading 



commit 92f0eb08c66a73594cf200e65689e767f7f0da5e upstream.

On i.MX6UL, accessing OCOTP directly is wrong because the ocotp clock
needs to be enabled first, so use the nvmem-cells binding instead.

Signed-off-by: default avatarAnson Huang <Anson.Huang@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
Cc: Sébastien Szymanski <sebastien.szymanski@armadeus.com>
Cc: Lucas Stach <l.stach@pengutronix.de>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent 4ef576e9

arch/arm/boot/dts/imx6ul.dtsi

+6 −0
Original line number Diff line number Diff line
@@ -87,6 +87,8 @@ 
				      "pll1_sys";

			arm-supply = <&reg_arm>;

			soc-supply = <&reg_soc>;

			nvmem-cells = <&cpu_speed_grade>;

			nvmem-cell-names = "speed_grade";

		};

	};
@@ -930,6 +932,10 @@ 
				tempmon_temp_grade: temp-grade@20 {

					reg = <0x20 4>;

				};



				cpu_speed_grade: speed-grade@10 {

					reg = <0x10 4>;

				};

			};



			lcdif: lcdif@21c8000 {