perf vendor events s390: Add JSON files for IBM zEC12 zBC12 (3fb1a231) · Commits · e / devices / android_kernel_fairphone_FP4

tools/perf/pmu-events/arch/s390/cf_zec12/basic.json

0 → 100644

+74 −0

Original line number	Diff line number	Diff line
		[
		{
		"EventCode": "0",
		"EventName": "CPU_CYCLES",
		"BriefDescription": "CPU Cycles",
		"PublicDescription": "Cycle Count"
		},
		{
		"EventCode": "1",
		"EventName": "INSTRUCTIONS",
		"BriefDescription": "Instructions",
		"PublicDescription": "Instruction Count"
		},
		{
		"EventCode": "2",
		"EventName": "L1I_DIR_WRITES",
		"BriefDescription": "L1I Directory Writes",
		"PublicDescription": "Level-1 I-Cache Directory Write Count"
		},
		{
		"EventCode": "3",
		"EventName": "L1I_PENALTY_CYCLES",
		"BriefDescription": "L1I Penalty Cycles",
		"PublicDescription": "Level-1 I-Cache Penalty Cycle Count"
		},
		{
		"EventCode": "4",
		"EventName": "L1D_DIR_WRITES",
		"BriefDescription": "L1D Directory Writes",
		"PublicDescription": "Level-1 D-Cache Directory Write Count"
		},
		{
		"EventCode": "5",
		"EventName": "L1D_PENALTY_CYCLES",
		"BriefDescription": "L1D Penalty Cycles",
		"PublicDescription": "Level-1 D-Cache Penalty Cycle Count"
		},
		{
		"EventCode": "32",
		"EventName": "PROBLEM_STATE_CPU_CYCLES",
		"BriefDescription": "Problem-State CPU Cycles",
		"PublicDescription": "Problem-State Cycle Count"
		},
		{
		"EventCode": "33",
		"EventName": "PROBLEM_STATE_INSTRUCTIONS",
		"BriefDescription": "Problem-State Instructions",
		"PublicDescription": "Problem-State Instruction Count"
		},
		{
		"EventCode": "34",
		"EventName": "PROBLEM_STATE_L1I_DIR_WRITES",
		"BriefDescription": "Problem-State L1I Directory Writes",
		"PublicDescription": "Problem-State Level-1 I-Cache Directory Write Count"
		},
		{
		"EventCode": "35",
		"EventName": "PROBLEM_STATE_L1I_PENALTY_CYCLES",
		"BriefDescription": "Problem-State L1I Penalty Cycles",
		"PublicDescription": "Problem-State Level-1 I-Cache Penalty Cycle Count"
		},
		{
		"EventCode": "36",
		"EventName": "PROBLEM_STATE_L1D_DIR_WRITES",
		"BriefDescription": "Problem-State L1D Directory Writes",
		"PublicDescription": "Problem-State Level-1 D-Cache Directory Write Count"
		},
		{
		"EventCode": "37",
		"EventName": "PROBLEM_STATE_L1D_PENALTY_CYCLES",
		"BriefDescription": "Problem-State L1D Penalty Cycles",
		"PublicDescription": "Problem-State Level-1 D-Cache Penalty Cycle Count"
		},
		]

tools/perf/pmu-events/arch/s390/cf_zec12/crypto.json

0 → 100644

+98 −0

Original line number	Diff line number	Diff line
		[
		{
		"EventCode": "64",
		"EventName": "PRNG_FUNCTIONS",
		"BriefDescription": "PRNG Functions",
		"PublicDescription": "Total number of the PRNG functions issued by the CPU"
		},
		{
		"EventCode": "65",
		"EventName": "PRNG_CYCLES",
		"BriefDescription": "PRNG Cycles",
		"PublicDescription": "Total number of CPU cycles when the DEA/AES coprocessor is busy performing PRNG functions issued by the CPU"
		},
		{
		"EventCode": "66",
		"EventName": "PRNG_BLOCKED_FUNCTIONS",
		"BriefDescription": "PRNG Blocked Functions",
		"PublicDescription": "Total number of the PRNG functions that are issued by the CPU and are blocked because the DEA/AES coprocessor is busy performing a function issued by another CPU"
		},
		{
		"EventCode": "67",
		"EventName": "PRNG_BLOCKED_CYCLES",
		"BriefDescription": "PRNG Blocked Cycles",
		"PublicDescription": "Total number of CPU cycles blocked for the PRNG functions issued by the CPU because the DEA/AES coprocessor is busy performing a function issued by another CPU"
		},
		{
		"EventCode": "68",
		"EventName": "SHA_FUNCTIONS",
		"BriefDescription": "SHA Functions",
		"PublicDescription": "Total number of SHA functions issued by the CPU"
		},
		{
		"EventCode": "69",
		"EventName": "SHA_CYCLES",
		"BriefDescription": "SHA Cycles",
		"PublicDescription": "Total number of CPU cycles when the SHA coprocessor is busy performing the SHA functions issued by the CPU"
		},
		{
		"EventCode": "70",
		"EventName": "SHA_BLOCKED_FUNCTIONS",
		"BriefDescription": "SHA Blocked Functions",
		"PublicDescription": "Total number of the SHA functions that are issued by the CPU and are blocked because the SHA coprocessor is busy performing a function issued by another CPU"
		},
		{
		"EventCode": "71",
		"EventName": "SHA_BLOCKED_CYCLES",
		"BriefDescription": "SHA Bloced Cycles",
		"PublicDescription": "Total number of CPU cycles blocked for the SHA functions issued by the CPU because the SHA coprocessor is busy performing a function issued by another CPU"
		},
		{
		"EventCode": "72",
		"EventName": "DEA_FUNCTIONS",
		"BriefDescription": "DEA Functions",
		"PublicDescription": "Total number of the DEA functions issued by the CPU"
		},
		{
		"EventCode": "73",
		"EventName": "DEA_CYCLES",
		"BriefDescription": "DEA Cycles",
		"PublicDescription": "Total number of CPU cycles when the DEA/AES coprocessor is busy performing the DEA functions issued by the CPU"
		},
		{
		"EventCode": "74",
		"EventName": "DEA_BLOCKED_FUNCTIONS",
		"BriefDescription": "DEA Blocked Functions",
		"PublicDescription": "Total number of the DEA functions that are issued by the CPU and are blocked because the DEA/AES coprocessor is busy performing a function issued by another CPU"
		},
		{
		"EventCode": "75",
		"EventName": "DEA_BLOCKED_CYCLES",
		"BriefDescription": "DEA Blocked Cycles",
		"PublicDescription": "Total number of CPU cycles blocked for the DEA functions issued by the CPU because the DEA/AES coprocessor is busy performing a function issued by another CPU"
		},
		{
		"EventCode": "76",
		"EventName": "AES_FUNCTIONS",
		"BriefDescription": "AES Functions",
		"PublicDescription": "Total number of AES functions issued by the CPU"
		},
		{
		"EventCode": "77",
		"EventName": "AES_CYCLES",
		"BriefDescription": "AES Cycles",
		"PublicDescription": "Total number of CPU cycles when the DEA/AES coprocessor is busy performing the AES functions issued by the CPU"
		},
		{
		"EventCode": "78",
		"EventName": "AES_BLOCKED_FUNCTIONS",
		"BriefDescription": "AES Blocked Functions",
		"PublicDescription": "Total number of AES functions that are issued by the CPU and are blocked because the DEA/AES coprocessor is busy performing a function issued by another CPU"
		},
		{
		"EventCode": "79",
		"EventName": "AES_BLOCKED_CYCLES",
		"BriefDescription": "AES Blocked Cycles",
		"PublicDescription": "Total number of CPU cycles blocked for the AES functions issued by the CPU because the DEA/AES coprocessor is busy performing a function issued by another CPU"
		},
		]

tools/perf/pmu-events/arch/s390/cf_zec12/extended.json

0 → 100644

+212 −0

Original line number	Diff line number	Diff line
		[
		{
		"EventCode": "128",
		"EventName": "DTLB1_MISSES",
		"BriefDescription": "DTLB1 Misses",
		"PublicDescription": "Level-1 Data TLB miss in progress. Incremented by one for every cycle a DTLB1 miss is in progress."
		},
		{
		"EventCode": "129",
		"EventName": "ITLB1_MISSES",
		"BriefDescription": "ITLB1 Misses",
		"PublicDescription": "Level-1 Instruction TLB miss in progress. Incremented by one for every cycle a ITLB1 miss is in progress."
		},
		{
		"EventCode": "130",
		"EventName": "L1D_L2I_SOURCED_WRITES",
		"BriefDescription": "L1D L2I Sourced Writes",
		"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cache line was sourced from the Level-2 Instruction cache"
		},
		{
		"EventCode": "131",
		"EventName": "L1I_L2I_SOURCED_WRITES",
		"BriefDescription": "L1I L2I Sourced Writes",
		"PublicDescription": "A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from the Level-2 Instruction cache"
		},
		{
		"EventCode": "132",
		"EventName": "L1D_L2D_SOURCED_WRITES",
		"BriefDescription": "L1D L2D Sourced Writes",
		"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cache line was sourced from the Level-2 Data cache"
		},
		{
		"EventCode": "133",
		"EventName": "DTLB1_WRITES",
		"BriefDescription": "DTLB1 Writes",
		"PublicDescription": "A translation entry has been written to the Level-1 Data Translation Lookaside Buffer"
		},
		{
		"EventCode": "135",
		"EventName": "L1D_LMEM_SOURCED_WRITES",
		"BriefDescription": "L1D Local Memory Sourced Writes",
		"PublicDescription": "A directory write to the Level-1 Data cache where the installed cache line was sourced from memory that is attached to the same book as the Data cache (Local Memory)"
		},
		{
		"EventCode": "137",
		"EventName": "L1I_LMEM_SOURCED_WRITES",
		"BriefDescription": "L1I Local Memory Sourced Writes",
		"PublicDescription": "A directory write to the Level-1 Instruction cache where the installed cache line was sourced from memory that is attached to the same book as the Instruction cache (Local Memory)"
		},
		{
		"EventCode": "138",
		"EventName": "L1D_RO_EXCL_WRITES",
		"BriefDescription": "L1D Read-only Exclusive Writes",
		"PublicDescription": "A directory write to the Level-1 D-Cache where the line was originally in a Read-Only state in the cache but has been updated to be in the Exclusive state that allows stores to the cache line"
		},
		{
		"EventCode": "139",
		"EventName": "DTLB1_HPAGE_WRITES",
		"BriefDescription": "DTLB1 One-Megabyte Page Writes",
		"PublicDescription": "A translation entry has been written to the Level-1 Data Translation Lookaside Buffer for a one-megabyte page"
		},
		{
		"EventCode": "140",
		"EventName": "ITLB1_WRITES",
		"BriefDescription": "ITLB1 Writes",
		"PublicDescription": "A translation entry has been written to the Level-1 Instruction Translation Lookaside Buffer"
		},
		{
		"EventCode": "141",
		"EventName": "TLB2_PTE_WRITES",
		"BriefDescription": "TLB2 PTE Writes",
		"PublicDescription": "A translation entry has been written to the Level-2 TLB Page Table Entry arrays"
		},
		{
		"EventCode": "142",
		"EventName": "TLB2_CRSTE_HPAGE_WRITES",
		"BriefDescription": "TLB2 CRSTE One-Megabyte Page Writes",
		"PublicDescription": "A translation entry has been written to the Level-2 TLB Common Region Segment Table Entry arrays for a one-megabyte large page translation"
		},
		{
		"EventCode": "143",
		"EventName": "TLB2_CRSTE_WRITES",
		"BriefDescription": "TLB2 CRSTE Writes",
		"PublicDescription": "A translation entry has been written to the Level-2 TLB Common Region Segment Table Entry arrays"
		},
		{
		"EventCode": "144",
		"EventName": "L1D_ONCHIP_L3_SOURCED_WRITES",
		"BriefDescription": "L1D On-Chip L3 Sourced Writes",
		"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an On Chip Level-3 cache without intervention"
		},
		{
		"EventCode": "145",
		"EventName": "L1D_OFFCHIP_L3_SOURCED_WRITES",
		"BriefDescription": "L1D Off-Chip L3 Sourced Writes",
		"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an Off Chip/On Book Level-3 cache without intervention"
		},
		{
		"EventCode": "146",
		"EventName": "L1D_OFFBOOK_L3_SOURCED_WRITES",
		"BriefDescription": "L1D Off-Book L3 Sourced Writes",
		"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an Off Book Level-3 cache without intervention"
		},
		{
		"EventCode": "147",
		"EventName": "L1D_ONBOOK_L4_SOURCED_WRITES",
		"BriefDescription": "L1D On-Book L4 Sourced Writes",
		"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an On Book Level-4 cache"
		},
		{
		"EventCode": "148",
		"EventName": "L1D_OFFBOOK_L4_SOURCED_WRITES",
		"BriefDescription": "L1D Off-Book L4 Sourced Writes",
		"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an Off Book Level-4 cache"
		},
		{
		"EventCode": "149",
		"EventName": "TX_NC_TEND",
		"BriefDescription": "Completed TEND instructions in non-constrained TX mode",
		"PublicDescription": "A TEND instruction has completed in a nonconstrained transactional-execution mode"
		},
		{
		"EventCode": "150",
		"EventName": "L1D_ONCHIP_L3_SOURCED_WRITES_IV",
		"BriefDescription": "L1D On-Chip L3 Sourced Writes with Intervention",
		"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cache line was sourced from a On Chip Level-3 cache with intervention"
		},
		{
		"EventCode": "151",
		"EventName": "L1D_OFFCHIP_L3_SOURCED_WRITES_IV",
		"BriefDescription": "L1D Off-Chip L3 Sourced Writes with Intervention",
		"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an Off Chip/On Book Level-3 cache with intervention"
		},
		{
		"EventCode": "152",
		"EventName": "L1D_OFFBOOK_L3_SOURCED_WRITES_IV",
		"BriefDescription": "L1D Off-Book L3 Sourced Writes with Intervention",
		"PublicDescription": "A directory write to the Level-1 Data cache directory where the returned cache line was sourced from an Off Book Level-3 cache with intervention"
		},
		{
		"EventCode": "153",
		"EventName": "L1I_ONCHIP_L3_SOURCED_WRITES",
		"BriefDescription": "L1I On-Chip L3 Sourced Writes",
		"PublicDescription": "A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an On Chip Level-3 cache without intervention"
		},
		{
		"EventCode": "154",
		"EventName": "L1I_OFFCHIP_L3_SOURCED_WRITES",
		"BriefDescription": "L1I Off-Chip L3 Sourced Writes",
		"PublicDescription": "A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an Off Chip/On Book Level-3 cache without intervention"
		},
		{
		"EventCode": "155",
		"EventName": "L1I_OFFBOOK_L3_SOURCED_WRITES",
		"BriefDescription": "L1I Off-Book L3 Sourced Writes",
		"PublicDescription": "A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an Off Book Level-3 cache without intervention"
		},
		{
		"EventCode": "156",
		"EventName": "L1I_ONBOOK_L4_SOURCED_WRITES",
		"BriefDescription": "L1I On-Book L4 Sourced Writes",
		"PublicDescription": "A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an On Book Level-4 cache"
		},
		{
		"EventCode": "157",
		"EventName": "L1I_OFFBOOK_L4_SOURCED_WRITES",
		"BriefDescription": "L1I Off-Book L4 Sourced Writes",
		"PublicDescription": "A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an Off Book Level-4 cache"
		},
		{
		"EventCode": "158",
		"EventName": "TX_C_TEND",
		"BriefDescription": "Completed TEND instructions in constrained TX mode",
		"PublicDescription": "A TEND instruction has completed in a constrained transactional-execution mode"
		},
		{
		"EventCode": "159",
		"EventName": "L1I_ONCHIP_L3_SOURCED_WRITES_IV",
		"BriefDescription": "L1I On-Chip L3 Sourced Writes with Intervention",
		"PublicDescription": "A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an On Chip Level-3 cache with intervention"
		},
		{
		"EventCode": "160",
		"EventName": "L1I_OFFCHIP_L3_SOURCED_WRITES_IV",
		"BriefDescription": "L1I Off-Chip L3 Sourced Writes with Intervention",
		"PublicDescription": "A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an Off Chip/On Book Level-3 cache with intervention"
		},
		{
		"EventCode": "161",
		"EventName": "L1I_OFFBOOK_L3_SOURCED_WRITES_IV",
		"BriefDescription": "L1I Off-Book L3 Sourced Writes with Intervention",
		"PublicDescription": "A directory write to the Level-1 Instruction cache directory where the returned cache line was sourced from an Off Book Level-3 cache with intervention"
		},
		{
		"EventCode": "177",
		"EventName": "TX_NC_TABORT",
		"BriefDescription": "Aborted transactions in non-constrained TX mode",
		"PublicDescription": "A transaction abort has occurred in a nonconstrained transactional-execution mode"
		},
		{
		"EventCode": "178",
		"EventName": "TX_C_TABORT_NO_SPECIAL",
		"BriefDescription": "Aborted transactions in constrained TX mode not using special completion logic",
		"PublicDescription": "A transaction abort has occurred in a constrained transactional-execution mode and the CPU is not using any special logic to allow the transaction to complete"
		},
		{
		"EventCode": "179",
		"EventName": "TX_C_TABORT_SPECIAL",
		"BriefDescription": "Aborted transactions in constrained TX mode using special completion logic",
		"PublicDescription": "A transaction abort has occurred in a constrained transactional-execution mode and the CPU is using special logic to allow the transaction to complete"
		},
		]

tools/perf/pmu-events/arch/s390/mapfile.csv

+1 −0

Original line number	Diff line number	Diff line
		Family-model,Version,Filename,EventType
		209[78],1,cf_z10,core
		281[78],1,cf_z196,core
		282[78],1,cf_zec12,core