Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Skip to content
Commit 3a11c661 authored by Vladimir Barinov's avatar Vladimir Barinov Committed by Stephen Boyd
Browse files

dt: Add bindings for IDT VersaClock 5P49V5925



IDT VersaClock 5 5P49V5925 has 5 clock outputs, 4 fractional dividers.
Input clock source can be taken only from external reference clock.

Signed-off-by: default avatarVladimir Barinov <vladimir.barinov+renesas@cogentembedded.com>
Acked-by: default avatarRob Herring <robh@kernel.org>
Reviewed-by: default avatarMarek Vasut <marek.vasut@gmail.com>
Signed-off-by: default avatarStephen Boyd <sboyd@codeaurora.org>
parent b1911555
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment