Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 389a00d3 authored by Jon Hunter's avatar Jon Hunter Committed by Marc Zyngier
Browse files

irqchip/gic: Only set the EOImodeNS bit for the root controller 



EOImode1 is only used for the root controller and hence only the root
controller uses the eoimode1 functions for handling interrupts. However,
if the root controller supports EOImode1, then the EOImodeNS bit will be
set for all GICs, enabling EOImode1. This is not what we want and this
causes interrupts on non-root GICs to only be dropped in priority but
never deactivated. Therefore, only set the EOImodeNS bit for the root
controller.

Acked-by: default avatarMarc Zyngier <marc.zyngier@arm.com>
Signed-off-by: default avatarJon Hunter <jonathanh@nvidia.com>
Signed-off-by: default avatarMarc Zyngier <marc.zyngier@arm.com>
parent 7bf29d3a

drivers/irqchip/irq-gic.c

+1 −1
Original line number Diff line number Diff line
@@ -437,7 +437,7 @@ static void gic_cpu_if_up(struct gic_chip_data *gic) 
	u32 bypass = 0;

	u32 mode = 0;



	if (static_key_true(&supports_deactivate))

	if (gic == &gic_data[0] && static_key_true(&supports_deactivate))

		mode = GIC_CPU_CTRL_EOImodeNS;



	/*