Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 34a320eb authored by Tony Truong's avatar Tony Truong Committed by Gerrit - the friendly Code Review server
Browse files

msm: pcie: cache l1ss timeout in drv_info 



Update drv_info to cache the l1ss timeout value so that
it can be changed if needed.

Change-Id: If147d96e4cf2a402b2bd0ce7bcfa9356905a2e10
Signed-off-by: default avatarTony Truong <truong@codeaurora.org>
parent ed89aa4a

drivers/pci/controller/pci-msm.c

+5 −5
Original line number Diff line number Diff line
@@ -626,6 +626,7 @@ struct msm_pcie_drv_info { 
	u16 seq;

	u16 reply_seq;

	u32 timeout_ms; /* IPC command timeout */

	u32 l1ss_timeout_us;

	struct completion completion;

};
@@ -5646,7 +5647,6 @@ static int msm_pcie_setup_drv(struct msm_pcie_dev_t *pcie_dev, 
	struct msm_pcie_drv_msg *msg;

	struct msm_pcie_drv_tre *pkt;

	struct msm_pcie_drv_header *hdr;

	u32 drv_l1ss_timeout_us = 0;

	int ret;



	drv_info = devm_kzalloc(&pcie_dev->pdev->dev, sizeof(*drv_info),
@@ -5655,12 +5655,12 @@ static int msm_pcie_setup_drv(struct msm_pcie_dev_t *pcie_dev, 
		return -ENOMEM;



	ret = of_property_read_u32(of_node, "qcom,drv-l1ss-timeout-us",

					&drv_l1ss_timeout_us);

					&drv_info->l1ss_timeout_us);

	if (ret)

		drv_l1ss_timeout_us = L1SS_TIMEOUT_US;

		drv_info->l1ss_timeout_us = L1SS_TIMEOUT_US;



	PCIE_DBG(pcie_dev, "PCIe: RC%d: DRV L1ss timeout: %dus\n",

		pcie_dev->rc_idx, drv_l1ss_timeout_us);

		pcie_dev->rc_idx, drv_info->l1ss_timeout_us);



	drv_info->dev_id = pcie_dev->rc_idx;
@@ -5676,7 +5676,7 @@ static int msm_pcie_setup_drv(struct msm_pcie_dev_t *pcie_dev, 


	pkt->dword[0] = MSM_PCIE_DRV_CMD_ENABLE;

	pkt->dword[1] = hdr->dev_id;

	pkt->dword[2] = drv_l1ss_timeout_us / 1000;

	pkt->dword[2] = drv_info->l1ss_timeout_us / 1000;



	msg = &drv_info->drv_disable;

	pkt = &msg->pkt;