Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 34a31588 authored by Marek Vasut's avatar Marek Vasut Committed by Dinh Nguyen
Browse files

ARM: socfpga: Add support for DENX MCV SoM and MCVEVK baseboard 



Add support for the DENX MCV SoM and MCVEVK baseboard. The SoM contains
eMMC, DRAM, Altera Cyclone V SoC. The baseboard contains CAN ports, UART
ports, STMPE811 touchscreen controller, USB OTG port, ethernet port and
a lot of IO pins.

Signed-off-by: default avatarMarek Vasut <marex@denx.de>
Reviewed-by: default avatarSteffen Trumtrar <s.trumtrar@pengutronix.de>
Cc: Vince Bridgers <vbridgers2013@gmail.com>
Cc: Alan Tull <atull@altera.com>
Cc: Thor Thayer <tthayer@altera.com>
Cc: Olof Johansson <olof@lixom.net>
Signed-off-by: default avatarDinh Nguyen <dinguyen@opensource.altera.com>
parent 8005c49d

arch/arm/boot/dts/Makefile

+1 −0
Original line number Original line Diff line number Diff line
@@ -557,6 +557,7 @@ dtb-$(CONFIG_ARCH_SHMOBILE_MULTI) += \ 
dtb-$(CONFIG_ARCH_SOCFPGA) += \

dtb-$(CONFIG_ARCH_SOCFPGA) += \

	socfpga_arria5_socdk.dtb \

	socfpga_arria5_socdk.dtb \

	socfpga_arria10_socdk_sdmmc.dtb \

	socfpga_arria10_socdk_sdmmc.dtb \

	socfpga_cyclone5_mcvevk.dtb \

	socfpga_cyclone5_socdk.dtb \

	socfpga_cyclone5_socdk.dtb \

	socfpga_cyclone5_de0_sockit.dtb \

	socfpga_cyclone5_de0_sockit.dtb \

	socfpga_cyclone5_sockit.dtb \

	socfpga_cyclone5_sockit.dtb \

arch/arm/boot/dts/socfpga_cyclone5_mcv.dtsi

0 → 100644
+33 −0
Original line number Original line Diff line number Diff line 
/*

 * Copyright (C) 2015 Marek Vasut <marex@denx.de>

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; either version 2 of the License, or

 * (at your option) any later version.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 *

 * You should have received a copy of the GNU General Public License

 * along with this program.  If not, see <http://www.gnu.org/licenses/>.

 */



#include "socfpga_cyclone5.dtsi"



/ {

       model = "DENX MCV";

       compatible = "altr,socfpga-cyclone5", "altr,socfpga";



       memory {

               name = "memory";

               device_type = "memory";

               reg = <0x0 0x40000000>; /* 1 GiB */

       };

};



&mmc0 {        /* On-SoM eMMC */

       bus-width = <8>;

};

arch/arm/boot/dts/socfpga_cyclone5_mcvevk.dts

0 → 100644
+94 −0
Original line number Original line Diff line number Diff line 
/*

 * Copyright (C) 2015 Marek Vasut <marex@denx.de>

 *

 * This program is free software; you can redistribute it and/or modify

 * it under the terms of the GNU General Public License as published by

 * the Free Software Foundation; either version 2 of the License, or

 * (at your option) any later version.

 *

 * This program is distributed in the hope that it will be useful,

 * but WITHOUT ANY WARRANTY; without even the implied warranty of

 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 * GNU General Public License for more details.

 *

 * You should have received a copy of the GNU General Public License

 * along with this program.  If not, see <http://www.gnu.org/licenses/>.

 */



#include "socfpga_cyclone5_mcv.dtsi"



/ {

       model = "DENX MCV EVK";

       compatible = "altr,socfpga-cyclone5", "altr,socfpga";



       aliases {

               ethernet0 = &gmac0;

               stmpe-i2c0 = &stmpe1;

       };



       chosen {

               stdout-path = "serial0:115200n8";

       };

};



&can0 {

       status = "okay";

};



&can1 {

       status = "okay";

};



&gmac0 {

       phy-mode = "rgmii";

       status = "okay";

};



&gpio0 {       /* GPIO  0 ... 28 */

       status = "okay";

};



&gpio1 {       /* GPIO 29 ... 57 */

       status = "okay";

};



&gpio2 {       /* GPIO 58..66 (HLGPI 0..13 at offset 13) */

       status = "okay";

};



&i2c0 {

       status = "okay";

       speed-mode = <0>;



       stmpe1: stmpe811@41 {

               compatible = "st,stmpe811";

               #address-cells = <1>;

               #size-cells = <0>;

               reg = <0x41>;

               id = <0>;

               blocks = <0x5>;

               irq-gpio = <&portb 28 0x4>;     /* GPIO 57, trig. level HI */



               stmpe_touchscreen {

                       compatible = "st,stmpe-ts";

                       reg = <0>;

                       ts,sample-time = <4>;

                       ts,mod-12b = <1>;

                       ts,ref-sel = <0>;

                       ts,adc-freq = <1>;

                       ts,ave-ctrl = <1>;

                       ts,touch-det-delay = <3>;

                       ts,settling = <4>;

                       ts,fraction-z = <7>;

                       ts,i-drive = <1>;

               };

       };

};



&uart0 {

       status = "okay";

};



&usb1 {

       status = "okay";

};