Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 3484ecbe authored by Giovanni Cabiddu's avatar Giovanni Cabiddu Committed by Herbert Xu
Browse files

crypto: qat - fix bar discovery for c62x 



Some accelerators of the c62x series have only two bars.
This patch skips BAR0 if the accelerator does not have it.

Cc: <stable@vger.kernel.org>
Signed-off-by: default avatarGiovanni Cabiddu <giovanni.cabiddu@intel.com>
Signed-off-by: default avatarHerbert Xu <herbert@gondor.apana.org.au>
parent 11e3b725

drivers/crypto/qat/qat_c62x/adf_drv.c

+1 −1
Original line number Diff line number Diff line
@@ -233,7 +233,7 @@ static int adf_probe(struct pci_dev *pdev, const struct pci_device_id *ent) 
			      &hw_data->accel_capabilities_mask);



	/* Find and map all the device's BARS */

	i = 0;

	i = (hw_data->fuses & ADF_DEVICE_FUSECTL_MASK) ? 1 : 0;

	bar_mask = pci_select_bars(pdev, IORESOURCE_MEM);

	for_each_set_bit(bar_nr, (const unsigned long *)&bar_mask,

			 ADF_PCI_MAX_BARS * 2) {

drivers/crypto/qat/qat_common/adf_accel_devices.h

+1 −0
Original line number Diff line number Diff line
@@ -69,6 +69,7 @@ 
#define ADF_ERRSOU5 (0x3A000 + 0xD8)

#define ADF_DEVICE_FUSECTL_OFFSET 0x40

#define ADF_DEVICE_LEGFUSE_OFFSET 0x4C

#define ADF_DEVICE_FUSECTL_MASK 0x80000000

#define ADF_PCI_MAX_BARS 3

#define ADF_DEVICE_NAME_LENGTH 32

#define ADF_ETR_MAX_RINGS_PER_BANK 16