Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 33567a02 authored Aug 01, 2007 by Gabriel C Committed by Paul Mackerras Aug 17, 2007

[POWERPC] Typo fixes interrrupt -> interrupt



This fixes some interrrupt -> interrupt typos.

Signed-off-by: Gabriel Craciunescu <nix.or.die@googlemail.com>
Signed-off-by: Paul Mackerras <paulus@samba.org>

parent cc61f957

arch/powerpc/platforms/embedded6xx/holly.c

+1 −1

Original line number	Diff line number	Diff line
		@@ -135,7 +135,7 @@ static void __init holly_setup_arch(void)
		}

		/*
		* Interrupt setup and service. Interrrupts on the holly come
		* Interrupt setup and service. Interrupts on the holly come
		* from the four external INT pins, PCI interrupts are routed via
		* PCI interrupt control registers, it generates internal IRQ23
		*

arch/powerpc/platforms/embedded6xx/linkstation.c

+1 −1

Original line number	Diff line number	Diff line
		@@ -99,7 +99,7 @@ static void __init linkstation_setup_arch(void)
		}

		/*
		* Interrupt setup and service. Interrrupts on the linkstation come
		* Interrupt setup and service. Interrupts on the linkstation come
		* from the four PCI slots plus onboard 8241 devices: I2C, DUART.
		*/
		static void __init linkstation_init_IRQ(void)

arch/powerpc/platforms/embedded6xx/mpc7448_hpc2.c

+1 −1

Original line number	Diff line number	Diff line
		@@ -91,7 +91,7 @@ static void __init mpc7448_hpc2_setup_arch(void)
		}

		/*
		* Interrupt setup and service. Interrrupts on the mpc7448_hpc2 come
		* Interrupt setup and service. Interrupts on the mpc7448_hpc2 come
		* from the four external INT pins, PCI interrupts are routed via
		* PCI interrupt control registers, it generates internal IRQ23
		*

arch/powerpc/platforms/iseries/it_lp_naca.h

+1 −1

Original line number	Diff line number	Diff line
		@@ -60,7 +60,7 @@ struct ItLpNaca {
		u8 xRsvd2_0[128]; // Reserved x00-x7F

		// CACHE_LINE_3-6 0x0100 - 0x02FF Contains LP Queue indicators
		// NB: Padding required to keep xInterrruptHdlr at x300 which is required
		// NB: Padding required to keep xInterruptHdlr at x300 which is required
		// for v4r4 PLIC.
		u8 xOldLpQueue[128]; // LP Queue needed for v4r4 100-17F
		u8 xRsvd3_0[384]; // Reserved 180-2FF