Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 334479d1 authored by Alessio Igor Bogani's avatar Alessio Igor Bogani Committed by Scott Wood
Browse files

powerpc/86xx: Introduce and use common dtsi 



Signed-off-by: default avatarAlessio Igor Bogani <alessio.bogani@elettra.eu>
Signed-off-by: default avatarScott Wood <oss@buserror.net>
parent 595207b9

arch/powerpc/boot/dts/fsl/gef_ppc9a.dts

+33 −225
Original line number Diff line number Diff line
@@ -18,62 +18,19 @@ 
 * Compiled with dtc -I dts -O dtb -o gef_ppc9a.dtb gef_ppc9a.dts

 */



/dts-v1/;

/include/ "mpc8641si-pre.dtsi"



/ {

	model = "GEF_PPC9A";

	compatible = "gef,ppc9a";

	#address-cells = <1>;

	#size-cells = <1>;

	interrupt-parent = <&mpic>;



	aliases {

		ethernet0 = &enet0;

		ethernet1 = &enet1;

		serial0 = &serial0;

		serial1 = &serial1;

		pci0 = &pci0;

	};



	cpus {

		#address-cells = <1>;

		#size-cells = <0>;



		PowerPC,8641@0 {

			device_type = "cpu";

			reg = <0>;

			d-cache-line-size = <32>;	// 32 bytes

			i-cache-line-size = <32>;	// 32 bytes

			d-cache-size = <32768>;		// L1, 32K

			i-cache-size = <32768>;		// L1, 32K

			timebase-frequency = <0>;	// From uboot

			bus-frequency = <0>;		// From uboot

			clock-frequency = <0>;		// From uboot

		};

		PowerPC,8641@1 {

			device_type = "cpu";

			reg = <1>;

			d-cache-line-size = <32>;	// 32 bytes

			i-cache-line-size = <32>;	// 32 bytes

			d-cache-size = <32768>;		// L1, 32K

			i-cache-size = <32768>;		// L1, 32K

			timebase-frequency = <0>;	// From uboot

			bus-frequency = <0>;		// From uboot

			clock-frequency = <0>;		// From uboot

		};

	};



	memory {

		device_type = "memory";

		reg = <0x0 0x40000000>;	// set by uboot

	};



	localbus@fef05000 {

		#address-cells = <2>;

		#size-cells = <1>;

		compatible = "fsl,mpc8641-localbus", "simple-bus";

	lbc: localbus@fef05000 {

		reg = <0xfef05000 0x1000>;

		interrupts = <19 2 0 0>;



		ranges = <0 0 0xff000000 0x01000000	// 16MB Boot flash

			  1 0 0xe8000000 0x08000000	// Paged Flash 0
@@ -161,34 +118,10 @@ 
		};

	};



	soc@fef00000 {

		#address-cells = <1>;

		#size-cells = <1>;

		device_type = "soc";

		compatible = "fsl,mpc8641-soc", "simple-bus";

	soc: soc@fef00000 {

		ranges = <0x0 0xfef00000 0x00100000>;

		bus-frequency = <33333333>;



		mcm-law@0 {

			compatible = "fsl,mcm-law";

			reg = <0x0 0x1000>;

			fsl,num-laws = <10>;

		};



		mcm@1000 {

			compatible = "fsl,mpc8641-mcm", "fsl,mcm";

			reg = <0x1000 0x1000>;

			interrupts = <17 2 0 0>;

		};



		i2c@3000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "fsl-i2c";

			reg = <0x3000 0x100>;

			interrupts = <0x2b 0x2 0 0>;

			dfsrr;



			hwmon@48 {

				compatible = "national,lm92";

				reg = <0x48>;
@@ -210,73 +143,13 @@ 
			};

		};



		i2c@3100 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "fsl-i2c";

			reg = <0x3100 0x100>;

			interrupts = <0x2b 0x2 0 0>;

			dfsrr;

		};



		dma@21300 {

			#address-cells = <1>;

			#size-cells = <1>;

			compatible = "fsl,mpc8641-dma", "fsl,eloplus-dma";

			reg = <0x21300 0x4>;

			ranges = <0x0 0x21100 0x200>;

			cell-index = <0>;

			dma-channel@0 {

				compatible = "fsl,mpc8641-dma-channel",

					   "fsl,eloplus-dma-channel";

				reg = <0x0 0x80>;

				cell-index = <0>;

				interrupts = <20 2 0 0>;

			};

			dma-channel@80 {

				compatible = "fsl,mpc8641-dma-channel",

					   "fsl,eloplus-dma-channel";

				reg = <0x80 0x80>;

				cell-index = <1>;

				interrupts = <21 2 0 0>;

			};

			dma-channel@100 {

				compatible = "fsl,mpc8641-dma-channel",

					   "fsl,eloplus-dma-channel";

				reg = <0x100 0x80>;

				cell-index = <2>;

				interrupts = <22 2 0 0>;

			};

			dma-channel@180 {

				compatible = "fsl,mpc8641-dma-channel",

					   "fsl,eloplus-dma-channel";

				reg = <0x180 0x80>;

				cell-index = <3>;

				interrupts = <23 2 0 0>;

			};

		};



		enet0: ethernet@24000 {

			#address-cells = <1>;

			#size-cells = <1>;

			cell-index = <0>;

			device_type = "network";

			model = "TSEC";

			compatible = "gianfar";

			reg = <0x24000 0x1000>;

			ranges = <0x0 0x24000 0x1000>;

			local-mac-address = [ 00 00 00 00 00 00 ];

			interrupts = <29 2 0 0 30  2 0 0 34 2 0 0>;

			tbi-handle = <&tbi0>;

			phy-handle = <&phy0>;

			phy-connection-type = "gmii";

		};



			mdio@520 {

				#address-cells = <1>;

				#size-cells = <0>;

				compatible = "fsl,gianfar-mdio";

				reg = <0x520 0x20>;



		mdio@24520 {

			phy0: ethernet-phy@0 {

				interrupt-parent = <&gef_pic>;

				interrupts = <0x9 0x4>;
@@ -292,110 +165,43 @@ 
				device_type = "tbi-phy";

			};

		};

		};



		enet1: ethernet@26000 {

			#address-cells = <1>;

			#size-cells = <1>;

			cell-index = <2>;

			device_type = "network";

			model = "TSEC";

			compatible = "gianfar";

			reg = <0x26000 0x1000>;

			ranges = <0x0 0x26000 0x1000>;

			local-mac-address = [ 00 00 00 00 00 00 ];

			interrupts = <31 2 0 0 32 2 0 0 33 2 0 0>;

			tbi-handle = <&tbi2>;

			phy-handle = <&phy2>;

			phy-connection-type = "gmii";

		};



			mdio@520 {

				#address-cells = <1>;

				#size-cells = <0>;

				compatible = "fsl,gianfar-tbi";

				reg = <0x520 0x20>;



		mdio@26520 {

			tbi2: tbi-phy@11 {

				reg = <0x11>;

				device_type = "tbi-phy";

			};

		};

		};



		serial0: serial@4500 {

			cell-index = <0>;

			device_type = "serial";

			compatible = "fsl,ns16550", "ns16550";

			reg = <0x4500 0x100>;

			clock-frequency = <0>;

			interrupts = <0x2a 0x2 0 0>;

		enet2: ethernet@25000 {

			status = "disabled";

		};



		serial1: serial@4600 {

			cell-index = <1>;

			device_type = "serial";

			compatible = "fsl,ns16550", "ns16550";

			reg = <0x4600 0x100>;

			clock-frequency = <0>;

			interrupts = <0x1c 0x2 0 0>;

		mdio@25520 {

			status = "disabled";

		};



		mpic: pic@40000 {

			clock-frequency = <0>;

			interrupt-controller;

			#address-cells = <0>;

			#interrupt-cells = <4>;

			reg = <0x40000 0x40000>;

			compatible = "fsl,mpic", "chrp,open-pic";

			device_type = "open-pic";

		enet3: ethernet@27000 {

			status = "disabled";

		};



		msi@41600 {

			compatible = "fsl,mpc8641-msi", "fsl,mpic-msi";

			reg = <0x41600 0x80>;

			msi-available-ranges = <0 0x100>;

			interrupts = <

				0xe0 0 0 0

				0xe1 0 0 0

				0xe2 0 0 0

				0xe3 0 0 0

				0xe4 0 0 0

				0xe5 0 0 0

				0xe6 0 0 0

				0xe7 0 0 0>;

		};



		global-utilities@e0000 {

			compatible = "fsl,mpc8641-guts";

			reg = <0xe0000 0x1000>;

			fsl,has-rstcr;

		mdio@27520 {

			status = "disabled";

		};

	};



	pci0: pcie@fef08000 {

		compatible = "fsl,mpc8641-pcie";

		device_type = "pci";

		#size-cells = <2>;

		#address-cells = <3>;

		reg = <0xfef08000 0x1000>;

		bus-range = <0x0 0xff>;

		ranges = <0x02000000 0x0 0x80000000 0x80000000 0x0 0x40000000

			  0x01000000 0x0 0x00000000 0xfe000000 0x0 0x00400000>;

		clock-frequency = <100000000>;

		interrupts = <0x18 0x2 0 0>;

		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;

		interrupt-map = <

			0x0000 0x0 0x0 0x1 &mpic 0x0 0x1

			0x0000 0x0 0x0 0x2 &mpic 0x1 0x1

			0x0000 0x0 0x0 0x3 &mpic 0x2 0x1

			0x0000 0x0 0x0 0x4 &mpic 0x3 0x1

		>;



		pcie@0 {

			reg = <0 0 0 0 0>;

			#size-cells = <2>;

			#address-cells = <3>;

			device_type = "pci";

			ranges = <0x02000000 0x0 0x80000000

				  0x02000000 0x0 0x80000000

				  0x0 0x40000000
@@ -406,3 +212,5 @@ 
		};

	};

};



/include/ "mpc8641si-post.dtsi"

arch/powerpc/boot/dts/fsl/gef_sbc310.dts

+33 −213
Original line number Diff line number Diff line
@@ -18,63 +18,23 @@ 
 * Compiled with dtc -I dts -O dtb -o gef_sbc310.dtb gef_sbc310.dts

 */



/dts-v1/;

/include/ "mpc8641si-pre.dtsi"



/ {

	model = "GEF_SBC310";

	compatible = "gef,sbc310";

	#address-cells = <1>;

	#size-cells = <1>;

	interrupt-parent = <&mpic>;



	aliases {

		ethernet0 = &enet0;

		ethernet1 = &enet1;

		serial0 = &serial0;

		serial1 = &serial1;

		pci0 = &pci0;

		pci1 = &pci1;

	};



	cpus {

		#address-cells = <1>;

		#size-cells = <0>;



		PowerPC,8641@0 {

			device_type = "cpu";

			reg = <0>;

			d-cache-line-size = <32>;	// 32 bytes

			i-cache-line-size = <32>;	// 32 bytes

			d-cache-size = <32768>;		// L1, 32K

			i-cache-size = <32768>;		// L1, 32K

			timebase-frequency = <0>;	// From uboot

			bus-frequency = <0>;		// From uboot

			clock-frequency = <0>;		// From uboot

		};

		PowerPC,8641@1 {

			device_type = "cpu";

			reg = <1>;

			d-cache-line-size = <32>;	// 32 bytes

			i-cache-line-size = <32>;	// 32 bytes

			d-cache-size = <32768>;		// L1, 32K

			i-cache-size = <32768>;		// L1, 32K

			timebase-frequency = <0>;	// From uboot

			bus-frequency = <0>;		// From uboot

			clock-frequency = <0>;		// From uboot

		};

	};



	memory {

		device_type = "memory";

		reg = <0x0 0x40000000>;	// set by uboot

	};



	localbus@fef05000 {

		#address-cells = <2>;

		#size-cells = <1>;

		compatible = "fsl,mpc8641-localbus", "simple-bus";

	lbc: localbus@fef05000 {

		reg = <0xfef05000 0x1000>;

		interrupts = <19 2 0 0>;



		ranges = <0 0 0xff000000 0x01000000	// 16MB Boot flash

			  1 0 0xe0000000 0x08000000	// Paged Flash 0
@@ -159,34 +119,10 @@ 
		};

	};



	soc@fef00000 {

		#address-cells = <1>;

		#size-cells = <1>;

		device_type = "soc";

		compatible = "fsl,mpc8641-soc", "simple-bus";

	soc: soc@fef00000 {

		ranges = <0x0 0xfef00000 0x00100000>;

		bus-frequency = <33333333>;



		mcm-law@0 {

			compatible = "fsl,mcm-law";

			reg = <0x0 0x1000>;

			fsl,num-laws = <10>;

		};



		mcm@1000 {

			compatible = "fsl,mpc8641-mcm", "fsl,mcm";

			reg = <0x1000 0x1000>;

			interrupts = <17 2 0 0>;

		};



		i2c@3000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "fsl-i2c";

			reg = <0x3000 0x100>;

			interrupts = <0x2b 0x2 0 0>;

			dfsrr;



			rtc@51 {

				compatible = "epson,rx8581";

				reg = <0x00000051>;
@@ -194,13 +130,6 @@ 
		};



		i2c@3100 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "fsl-i2c";

			reg = <0x3100 0x100>;

			interrupts = <0x2b 0x2 0 0>;

			dfsrr;



			hwmon@48 {

				compatible = "national,lm92";

				reg = <0x48>;
@@ -217,64 +146,13 @@ 
			};

		};



		dma@21300 {

			#address-cells = <1>;

			#size-cells = <1>;

			compatible = "fsl,mpc8641-dma", "fsl,eloplus-dma";

			reg = <0x21300 0x4>;

			ranges = <0x0 0x21100 0x200>;

			cell-index = <0>;

			dma-channel@0 {

				compatible = "fsl,mpc8641-dma-channel",

					   "fsl,eloplus-dma-channel";

				reg = <0x0 0x80>;

				cell-index = <0>;

				interrupts = <20 2 0 0>;

			};

			dma-channel@80 {

				compatible = "fsl,mpc8641-dma-channel",

					   "fsl,eloplus-dma-channel";

				reg = <0x80 0x80>;

				cell-index = <1>;

				interrupts = <21 2 0 0>;

			};

			dma-channel@100 {

				compatible = "fsl,mpc8641-dma-channel",

					   "fsl,eloplus-dma-channel";

				reg = <0x100 0x80>;

				cell-index = <2>;

				interrupts = <22 2 0 0>;

			};

			dma-channel@180 {

				compatible = "fsl,mpc8641-dma-channel",

					   "fsl,eloplus-dma-channel";

				reg = <0x180 0x80>;

				cell-index = <3>;

				interrupts = <23 2 0 0>;

			};

		};



		enet0: ethernet@24000 {

			#address-cells = <1>;

			#size-cells = <1>;

			cell-index = <0>;

			device_type = "network";

			model = "TSEC";

			compatible = "gianfar";

			reg = <0x24000 0x1000>;

			ranges = <0x0 0x24000 0x1000>;

			local-mac-address = [ 00 00 00 00 00 00 ];

			interrupts = <29 2 0 0 30  2 0 0 34 2 0 0>;

			tbi-handle = <&tbi0>;

			phy-handle = <&phy0>;

			phy-connection-type = "gmii";

		};



			mdio@520 {

				#address-cells = <1>;

				#size-cells = <0>;

				compatible = "fsl,gianfar-mdio";

				reg = <0x520 0x20>;



		mdio@24520 {

			phy0: ethernet-phy@0 {

				interrupt-parent = <&gef_pic>;

				interrupts = <0x9 0x4>;
@@ -290,97 +168,41 @@ 
				device_type = "tbi-phy";

			};

		};

		};



		enet1: ethernet@26000 {

			#address-cells = <1>;

			#size-cells = <1>;

			cell-index = <2>;

			device_type = "network";

			model = "TSEC";

			compatible = "gianfar";

			reg = <0x26000 0x1000>;

			ranges = <0x0 0x26000 0x1000>;

			local-mac-address = [ 00 00 00 00 00 00 ];

			interrupts = <31 2 0 0 32 2 0 0 33 2 0 0>;

			tbi-handle = <&tbi2>;

			phy-handle = <&phy2>;

			phy-connection-type = "gmii";

		};



			mdio@520 {

				#address-cells = <1>;

				#size-cells = <0>;

				compatible = "fsl,gianfar-tbi";

				reg = <0x520 0x20>;



		mdio@26520 {

			tbi2: tbi-phy@11 {

				reg = <0x11>;

				device_type = "tbi-phy";

			};

		};

		};



		serial0: serial@4500 {

			cell-index = <0>;

			device_type = "serial";

			compatible = "fsl,ns16550", "ns16550";

			reg = <0x4500 0x100>;

			clock-frequency = <0>;

			interrupts = <0x2a 0x2 0 0>;

		};



		serial1: serial@4600 {

			cell-index = <1>;

			device_type = "serial";

			compatible = "fsl,ns16550", "ns16550";

			reg = <0x4600 0x100>;

			clock-frequency = <0>;

			interrupts = <0x1c 0x2 0 0>;

		enet2: ethernet@25000 {

			status = "disabled";

		};



		mpic: pic@40000 {

			clock-frequency = <0>;

			interrupt-controller;

			#address-cells = <0>;

			#interrupt-cells = <4>;

			reg = <0x40000 0x40000>;

			compatible = "fsl,mpic", "chrp,open-pic";

			device_type = "open-pic";

		mdio@25520 {

			status = "disabled";

		};



		msi@41600 {

			compatible = "fsl,mpc8641-msi", "fsl,mpic-msi";

			reg = <0x41600 0x80>;

			msi-available-ranges = <0 0x100>;

			interrupts = <

				0xe0 0 0 0

				0xe1 0 0 0

				0xe2 0 0 0

				0xe3 0 0 0

				0xe4 0 0 0

				0xe5 0 0 0

				0xe6 0 0 0

				0xe7 0 0 0>;

		enet3: ethernet@27000 {

			status = "disabled";

		};



		global-utilities@e0000 {

			compatible = "fsl,mpc8641-guts";

			reg = <0xe0000 0x1000>;

			fsl,has-rstcr;

		mdio@27520 {

			status = "disabled";

		};

	};



	pci0: pcie@fef08000 {

		compatible = "fsl,mpc8641-pcie";

		device_type = "pci";

		#size-cells = <2>;

		#address-cells = <3>;

		reg = <0xfef08000 0x1000>;

		bus-range = <0x0 0xff>;

		ranges = <0x02000000 0x0 0x80000000 0x80000000 0x0 0x40000000

			  0x01000000 0x0 0x00000000 0xfe000000 0x0 0x00400000>;

		clock-frequency = <100000000>;

		interrupts = <0x18 0x2 0 0>;

		interrupt-map-mask = <0xff00 0x0 0x0 0x7>;

		interrupt-map = <

			0x0000 0x0 0x0 0x1 &mpic 0x0 0x2
@@ -390,10 +212,6 @@ 
		>;



		pcie@0 {

			reg = <0 0 0 0 0>;

			#size-cells = <2>;

			#address-cells = <3>;

			device_type = "pci";

			ranges = <0x02000000 0x0 0x80000000

				  0x02000000 0x0 0x80000000

				  0x0 0x40000000
@@ -438,3 +256,5 @@ 
		};

	};

};



/include/ "mpc8641si-post.dtsi"

arch/powerpc/boot/dts/fsl/gef_sbc610.dts

+33 −225
Original line number Diff line number Diff line
@@ -18,62 +18,19 @@ 
 * Compiled with dtc -I dts -O dtb -o gef_sbc610.dtb gef_sbc610.dts

 */



/dts-v1/;

/include/ "mpc8641si-pre.dtsi"



/ {

	model = "GEF_SBC610";

	compatible = "gef,sbc610";

	#address-cells = <1>;

	#size-cells = <1>;

	interrupt-parent = <&mpic>;



	aliases {

		ethernet0 = &enet0;

		ethernet1 = &enet1;

		serial0 = &serial0;

		serial1 = &serial1;

		pci0 = &pci0;

	};



	cpus {

		#address-cells = <1>;

		#size-cells = <0>;



		PowerPC,8641@0 {

			device_type = "cpu";

			reg = <0>;

			d-cache-line-size = <32>;	// 32 bytes

			i-cache-line-size = <32>;	// 32 bytes

			d-cache-size = <32768>;		// L1, 32K

			i-cache-size = <32768>;		// L1, 32K

			timebase-frequency = <0>;	// From uboot

			bus-frequency = <0>;		// From uboot

			clock-frequency = <0>;		// From uboot

		};

		PowerPC,8641@1 {

			device_type = "cpu";

			reg = <1>;

			d-cache-line-size = <32>;	// 32 bytes

			i-cache-line-size = <32>;	// 32 bytes

			d-cache-size = <32768>;		// L1, 32K

			i-cache-size = <32768>;		// L1, 32K

			timebase-frequency = <0>;	// From uboot

			bus-frequency = <0>;		// From uboot

			clock-frequency = <0>;		// From uboot

		};

	};



	memory {

		device_type = "memory";

		reg = <0x0 0x40000000>;	// set by uboot

	};



	localbus@fef05000 {

		#address-cells = <2>;

		#size-cells = <1>;

		compatible = "fsl,mpc8641-localbus", "simple-bus";

	lbc: localbus@fef05000 {

		reg = <0xfef05000 0x1000>;

		interrupts = <19 2 0 0>;



		ranges = <0 0 0xff000000 0x01000000	// 16MB Boot flash

			  1 0 0xe8000000 0x08000000	// Paged Flash 0
@@ -159,34 +116,10 @@ 
		};

	};



	soc@fef00000 {

		#address-cells = <1>;

		#size-cells = <1>;

		device_type = "soc";

		compatible = "simple-bus";

	soc: soc@fef00000 {

		ranges = <0x0 0xfef00000 0x00100000>;

		bus-frequency = <33333333>;



		mcm-law@0 {

			compatible = "fsl,mcm-law";

			reg = <0x0 0x1000>;

			fsl,num-laws = <10>;

		};



		mcm@1000 {

			compatible = "fsl,mpc8641-mcm", "fsl,mcm";

			reg = <0x1000 0x1000>;

			interrupts = <17 2 0 0>;

		};



		i2c@3000 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "fsl-i2c";

			reg = <0x3000 0x100>;

			interrupts = <0x2b 0x2 0 0>;

			dfsrr;



			hwmon@48 {

				compatible = "national,lm92";

				reg = <0x48>;
@@ -208,73 +141,13 @@ 
			};

		};



		i2c@3100 {

			#address-cells = <1>;

			#size-cells = <0>;

			compatible = "fsl-i2c";

			reg = <0x3100 0x100>;

			interrupts = <0x2b 0x2 0 0>;

			dfsrr;

		};



		dma@21300 {

			#address-cells = <1>;

			#size-cells = <1>;

			compatible = "fsl,mpc8641-dma", "fsl,eloplus-dma";

			reg = <0x21300 0x4>;

			ranges = <0x0 0x21100 0x200>;

			cell-index = <0>;

			dma-channel@0 {

				compatible = "fsl,mpc8641-dma-channel",

					   "fsl,eloplus-dma-channel";

				reg = <0x0 0x80>;

				cell-index = <0>;

				interrupts = <20 2 0 0>;

			};

			dma-channel@80 {

				compatible = "fsl,mpc8641-dma-channel",

					   "fsl,eloplus-dma-channel";

				reg = <0x80 0x80>;

				cell-index = <1>;

				interrupts = <21 2 0 0>;

			};

			dma-channel@100 {

				compatible = "fsl,mpc8641-dma-channel",

					   "fsl,eloplus-dma-channel";

				reg = <0x100 0x80>;

				cell-index = <2>;

				interrupts = <22 2 0 0>;

			};

			dma-channel@180 {

				compatible = "fsl,mpc8641-dma-channel",

					   "fsl,eloplus-dma-channel";

				reg = <0x180 0x80>;

				cell-index = <3>;

				interrupts = <23 2 0 0>;

			};

		};



		enet0: ethernet@24000 {

			#address-cells = <1>;

			#size-cells = <1>;

			cell-index = <0>;

			device_type = "network";

			model = "TSEC";

			compatible = "gianfar";

			reg = <0x24000 0x1000>;

			ranges = <0x0 0x24000 0x1000>;

			local-mac-address = [ 00 00 00 00 00 00 ];

			interrupts = <29 2 0 0 30 2 0 0 34 2 0 0>;

			tbi-handle = <&tbi0>;

			phy-handle = <&phy0>;

			phy-connection-type = "gmii";

		};



			mdio@520 {

				#address-cells = <1>;

				#size-cells = <0>;

				compatible = "fsl,gianfar-mdio";

				reg = <0x520 0x20>;



		mdio@24520 {

			phy0: ethernet-phy@0 {

				interrupt-parent = <&gef_pic>;

				interrupts = <0x9 0x4>;
@@ -290,110 +163,43 @@ 
				device_type = "tbi-phy";

			};

		};

		};



		enet1: ethernet@26000 {

			#address-cells = <1>;

			#size-cells = <1>;

			cell-index = <2>;

			device_type = "network";

			model = "TSEC";

			compatible = "gianfar";

			reg = <0x26000 0x1000>;

			ranges = <0x0 0x26000 0x1000>;

			local-mac-address = [ 00 00 00 00 00 00 ];

			interrupts = <31 2 0 0 32 2 0 0 33 2 0 0>;

			tbi-handle = <&tbi2>;

			phy-handle = <&phy2>;

			phy-connection-type = "gmii";

		};



			mdio@520 {

				#address-cells = <1>;

				#size-cells = <0>;

				compatible = "fsl,gianfar-tbi";

				reg = <0x520 0x20>;



		mdio@26520 {

			tbi2: tbi-phy@11 {

				reg = <0x11>;

				device_type = "tbi-phy";

			};

		};

		};



		serial0: serial@4500 {

			cell-index = <0>;

			device_type = "serial";

			compatible = "fsl,ns16550", "ns16550";

			reg = <0x4500 0x100>;

			clock-frequency = <0>;

			interrupts = <0x2a 0x2 0 0>;

		enet2: ethernet@25000 {

			status = "disabled";

		};



		serial1: serial@4600 {

			cell-index = <1>;

			device_type = "serial";

			compatible = "fsl,ns16550", "ns16550";

			reg = <0x4600 0x100>;

			clock-frequency = <0>;

			interrupts = <0x1c 0x2 0 0>;

		mdio@25520 {

			status = "disabled";

		};



		mpic: pic@40000 {

			clock-frequency = <0>;

			interrupt-controller;

			#address-cells = <0>;

			#interrupt-cells = <4>;

			reg = <0x40000 0x40000>;

			compatible = "fsl,mpic", "chrp,open-pic";

			device_type = "open-pic";

		enet3: ethernet@27000 {

			status = "disabled";

		};



		msi@41600 {

			compatible = "fsl,mpc8641-msi", "fsl,mpic-msi";

			reg = <0x41600 0x80>;

			msi-available-ranges = <0 0x100>;

			interrupts = <

				0xe0 0 0 0

				0xe1 0 0 0

				0xe2 0 0 0

				0xe3 0 0 0

				0xe4 0 0 0

				0xe5 0 0 0

				0xe6 0 0 0

				0xe7 0 0 0>;

		};



		global-utilities@e0000 {

			compatible = "fsl,mpc8641-guts";

			reg = <0xe0000 0x1000>;

			fsl,has-rstcr;

		mdio@27520 {

			status = "disabled";

		};

	};



	pci0: pcie@fef08000 {

		compatible = "fsl,mpc8641-pcie";

		device_type = "pci";

		#size-cells = <2>;

		#address-cells = <3>;

		reg = <0xfef08000 0x1000>;

		bus-range = <0x0 0xff>;

		ranges = <0x02000000 0x0 0x80000000 0x80000000 0x0 0x40000000

			  0x01000000 0x0 0x00000000 0xfe000000 0x0 0x00400000>;

		clock-frequency = <100000000>;

		interrupts = <0x18 0x2 0 0>;

		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;

		interrupt-map = <

			0x0000 0x0 0x0 0x1 &mpic 0x0 0x1

			0x0000 0x0 0x0 0x2 &mpic 0x1 0x1

			0x0000 0x0 0x0 0x3 &mpic 0x2 0x1

			0x0000 0x0 0x0 0x4 &mpic 0x3 0x1

		>;



		pcie@0 {

			reg = <0 0 0 0 0>;

			#size-cells = <2>;

			#address-cells = <3>;

			device_type = "pci";

			ranges = <0x02000000 0x0 0x80000000

				  0x02000000 0x0 0x80000000

				  0x0 0x40000000
@@ -404,3 +210,5 @@ 
		};

	};

};



/include/ "mpc8641si-post.dtsi"

arch/powerpc/boot/dts/fsl/mpc8641_hpcn.dts

+41 −259

File changed.

Preview size limit exceeded, changes collapsed.

arch/powerpc/boot/dts/fsl/mpc8641_hpcn_36b.dts

+40 −258

File changed.

Preview size limit exceeded, changes collapsed.