Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Unverified Commit 3223a5a7 authored by Mathias Kresin's avatar Mathias Kresin Committed by James Hogan
Browse files

MIPS: lantiq: Enable AHB Bus for USB 



On Danube and AR9 the USB core is connected though a AHB bus to the main
system cross bar, hence we need to enable the gating clock of the AHB
Bus as well to make the USB controller work.

Fixes: dea54fba ("phy: Add an USB PHY driver for the Lantiq SoCs using the RCU module")
Signed-off-by: default avatarMathias Kresin <dev@kresin.me>
Signed-off-by: default avatarHauke Mehrtens <hauke@hauke-m.de>
Acked-by: default avatarMartin Blumenstingl <martin.blumenstingl@googlemail.com>
Cc: Ralf Baechle <ralf@linux-mips.org>
Cc: John Crispin <john@phrozen.org>
Cc: linux-mips@linux-mips.org
Cc: <stable@vger.kernel.org> # 4.14+
Patchwork: https://patchwork.linux-mips.org/patch/18814/


Signed-off-by: default avatarJames Hogan <jhogan@kernel.org>
parent 214cbc14

arch/mips/lantiq/xway/sysctrl.c

+3 −3
Original line number Diff line number Diff line
@@ -549,9 +549,9 @@ void __init ltq_soc_init(void) 
		clkdev_add_static(ltq_ar9_cpu_hz(), ltq_ar9_fpi_hz(),

				ltq_ar9_fpi_hz(), CLOCK_250M);

		clkdev_add_pmu("1f203018.usb2-phy", "phy", 1, 0, PMU_USB0_P);

		clkdev_add_pmu("1e101000.usb", "otg", 1, 0, PMU_USB0);

		clkdev_add_pmu("1e101000.usb", "otg", 1, 0, PMU_USB0 | PMU_AHBM);

		clkdev_add_pmu("1f203034.usb2-phy", "phy", 1, 0, PMU_USB1_P);

		clkdev_add_pmu("1e106000.usb", "otg", 1, 0, PMU_USB1);

		clkdev_add_pmu("1e106000.usb", "otg", 1, 0, PMU_USB1 | PMU_AHBM);

		clkdev_add_pmu("1e180000.etop", "switch", 1, 0, PMU_SWITCH);

		clkdev_add_pmu("1e103000.sdio", NULL, 1, 0, PMU_SDIO);

		clkdev_add_pmu("1e103100.deu", NULL, 1, 0, PMU_DEU);
@@ -560,7 +560,7 @@ void __init ltq_soc_init(void) 
	} else {

		clkdev_add_static(ltq_danube_cpu_hz(), ltq_danube_fpi_hz(),

				ltq_danube_fpi_hz(), ltq_danube_pp32_hz());

		clkdev_add_pmu("1e101000.usb", "otg", 1, 0, PMU_USB0);

		clkdev_add_pmu("1e101000.usb", "otg", 1, 0, PMU_USB0 | PMU_AHBM);

		clkdev_add_pmu("1f203018.usb2-phy", "phy", 1, 0, PMU_USB0_P);

		clkdev_add_pmu("1e103000.sdio", NULL, 1, 0, PMU_SDIO);

		clkdev_add_pmu("1e103100.deu", NULL, 1, 0, PMU_DEU);