Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 30b82ea0 authored by H. Peter Anvin's avatar H. Peter Anvin Committed by Andi Kleen
Browse files

[PATCH] i386: All Transmeta CPUs have constant TSCs



All Transmeta CPUs ever produced have constant-rate TSCs.

Signed-off-by: default avatarH. Peter Anvin <hpa@zytor.com>
Signed-off-by: default avatarAndi Kleen <ak@suse.de>
Cc: Andi Kleen <ak@suse.de>
Signed-off-by: default avatarAndrew Morton <akpm@linux-foundation.org>
parent 5d0e600d
Loading
Loading
Loading
Loading
+3 −0
Original line number Diff line number Diff line
@@ -73,6 +73,9 @@ static void __cpuinit init_transmeta(struct cpuinfo_x86 *c)
	c->x86_capability[0] = cpuid_edx(0x00000001);
	wrmsr(0x80860004, cap_mask, uk);

	/* All Transmeta CPUs have a constant TSC */
	set_bit(X86_FEATURE_CONSTANT_TSC, c->x86_capability);
	
	/* If we can run i686 user-space code, call us an i686 */
#define USER686 (X86_FEATURE_TSC|X86_FEATURE_CX8|X86_FEATURE_CMOV)
        if ( c->x86 == 5 && (c->x86_capability[0] & USER686) == USER686 )