Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 30551c01 authored by Viresh Kumar's avatar Viresh Kumar Committed by Arnd Bergmann
Browse files

SPEAr: Add DT bindings for SPEAr's timer



All SPEAr SoC's use ST's Timer module. This patch adds device tree probing
capability for that.

Signed-off-by: default avatarViresh Kumar <viresh.kumar@st.com>
Signed-off-by: default avatarArnd Bergmann <arnd@arndb.de>
parent fa599c33
Loading
Loading
Loading
Loading
+18 −0
Original line number Diff line number Diff line
* SPEAr ARM Timer

** Timer node required properties:

- compatible : Should be:
	"st,spear-timer"
- reg: Address range of the timer registers
- interrupt-parent: Should be the phandle for the interrupt controller
  that services interrupts for this device
- interrupt: Should contain the timer interrupt number

Example:

	timer@f0000000 {
		compatible = "st,spear-timer";
		reg = <0xf0000000 0x400>;
		interrupts = <2>;
	};
+6 −0
Original line number Diff line number Diff line
@@ -139,6 +139,12 @@
				interrupts = <12>;
				status = "disabled";
			};

			timer@f0000000 {
				compatible = "st,spear-timer";
				reg = <0xf0000000 0x400>;
				interrupts = <2>;
			};
		};
	};
};
+6 −0
Original line number Diff line number Diff line
@@ -177,6 +177,12 @@
				interrupts = <28>;
				status = "disabled";
			};

			timer@f0000000 {
				compatible = "st,spear-timer";
				reg = <0xf0000000 0x400>;
				interrupts = <16>;
			};
		};
	};
};
+1 −1
Original line number Diff line number Diff line
@@ -28,7 +28,7 @@ extern struct pl022_ssp_controller pl022_plat_data;
extern struct pl08x_platform_data pl080_plat_data;

/* Add spear3xx family function declarations here */
void __init spear_setup_timer(resource_size_t base, int irq);
void __init spear_setup_of_timer(void);
void __init spear3xx_map_io(void);
void __init spear3xx_dt_init_irq(void);

+0 −1
Original line number Diff line number Diff line
@@ -16,7 +16,6 @@

/* FIXME: probe all these from DT */
#define SPEAR3XX_IRQ_INTRCOMM_RAS_ARM		1
#define SPEAR3XX_IRQ_CPU_GPT1_1			2
#define SPEAR3XX_IRQ_GEN_RAS_1			28
#define SPEAR3XX_IRQ_GEN_RAS_2			29
#define SPEAR3XX_IRQ_GEN_RAS_3			30
Loading