Donate to e Foundation | Murena handsets with /e/OS | Own a part of Murena! Learn more

Commit 2fc1fc03 authored by Jerry Huang's avatar Jerry Huang Committed by Kumar Gala
Browse files

powerpc/85xx: add the P1020UTM-PC DTS support 



Signed-off-by: default avatarJerry Huang <Chang-Ming.Huang@freescale.com>
Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
parent 72ea4d48

arch/powerpc/boot/dts/p1020utm-pc.dtsi

0 → 100644
+140 −0
Original line number Diff line number Diff line 
/*

 * P1020 UTM-PC Device Tree Source stub (no addresses or top-level ranges)

 *

 * Copyright 2012 Freescale Semiconductor Inc.

 *

 * Redistribution and use in source and binary forms, with or without

 * modification, are permitted provided that the following conditions are met:

 *     * Redistributions of source code must retain the above copyright

 *       notice, this list of conditions and the following disclaimer.

 *     * Redistributions in binary form must reproduce the above copyright

 *       notice, this list of conditions and the following disclaimer in the

 *       documentation and/or other materials provided with the distribution.

 *     * Neither the name of Freescale Semiconductor nor the

 *       names of its contributors may be used to endorse or promote products

 *       derived from this software without specific prior written permission.

 *

 *

 * ALTERNATIVELY, this software may be distributed under the terms of the

 * GNU General Public License ("GPL") as published by the Free Software

 * Foundation, either version 2 of that License or (at your option) any

 * later version.

 *

 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY

 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED

 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE

 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY

 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES

 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;

 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND

 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT

 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS

 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 */



&lbc {

	nor@0,0 {

		#address-cells = <1>;

		#size-cells = <1>;

		compatible = "cfi-flash";

		reg = <0x0 0x0 0x2000000>;

		bank-width = <2>;

		device-width = <1>;



		partition@0 {

			/* 256KB for DTB Image */

			reg = <0x0 0x00040000>;

			label = "NOR DTB Image";

		};



		partition@40000 {

			/* 3.75 MB for Linux Kernel Image */

			reg = <0x00040000 0x003c0000>;

			label = "NOR Linux Kernel Image";

		};



		partition@400000 {

			/* 27MB for Root file System */

			reg = <0x00400000 0x01b00000>;

			label = "NOR Root File System";

		};



		partition@1f00000 {

			/* This location must not be altered  */

			/* 512KB for u-boot Bootloader Image */

			/* 512KB for u-boot Environment Variables */

			reg = <0x01f00000 0x00100000>;

			label = "NOR U-Boot Image";

			read-only;

		};

	};

};



&soc {

	i2c@3000 {

		rtc@68 {

			compatible = "dallas,ds1339";

			reg = <0x68>;

		};

	};



	mdio@24000 {

		phy0: ethernet-phy@0 {

			interrupts = <3 1 0 0>;

			reg = <0x0>;

		};

		phy1: ethernet-phy@1 {

			interrupts = <2 1 0 0>;

			reg = <0x1>;

		};

		phy2: ethernet-phy@2 {

			interrupts = <1 1 0 0>;

			reg = <0x2>;

		};

	};



	mdio@25000 {

		tbi1: tbi-phy@11 {

			reg = <0x11>;

			device_type = "tbi-phy";

		};

	};



	mdio@26000 {

		tbi2: tbi-phy@11 {

			reg = <0x11>;

			device_type = "tbi-phy";

		};

	};



	enet0: ethernet@b0000 {

		phy-handle = <&phy2>;

		phy-connection-type = "rgmii-id";

	};



	enet1: ethernet@b1000 {

		phy-handle = <&phy0>;

		tbi-handle = <&tbi1>;

		phy-connection-type = "sgmii";

	};



	enet2: ethernet@b2000 {

		phy-handle = <&phy1>;

		phy-connection-type = "rgmii-id";

	};



	usb@22000 {

		phy_type = "ulpi";

	};



	/* USB2 is shared with localbus, so it must be disabled

	   by default. We can't put 'status = "disabled";' here

	   since U-Boot doesn't clear the status property when

	   it enables USB2. OTOH, U-Boot does create a new node

	   when there isn't any. So, just comment it out.

	*/

	usb@23000 {

		status = "disabled";

		phy_type = "ulpi";

	};

};

arch/powerpc/boot/dts/p1020utm-pc_32b.dts

0 → 100644
+89 −0
Original line number Diff line number Diff line 
/*

 * P1020 UTM-PC Device Tree Source (32-bit address map)

 *

 * Copyright 2012 Freescale Semiconductor Inc.

 *

 * Redistribution and use in source and binary forms, with or without

 * modification, are permitted provided that the following conditions are met:

 *     * Redistributions of source code must retain the above copyright

 *       notice, this list of conditions and the following disclaimer.

 *     * Redistributions in binary form must reproduce the above copyright

 *       notice, this list of conditions and the following disclaimer in the

 *       documentation and/or other materials provided with the distribution.

 *     * Neither the name of Freescale Semiconductor nor the

 *       names of its contributors may be used to endorse or promote products

 *       derived from this software without specific prior written permission.

 *

 *

 * ALTERNATIVELY, this software may be distributed under the terms of the

 * GNU General Public License ("GPL") as published by the Free Software

 * Foundation, either version 2 of that License or (at your option) any

 * later version.

 *

 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY

 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED

 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE

 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY

 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES

 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;

 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND

 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT

 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS

 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 */



/include/ "fsl/p1020si-pre.dtsi"

/ {

	model = "fsl,P1020UTM-PC";

	compatible = "fsl,P1020UTM-PC";



	memory {

		device_type = "memory";

	};



	lbc: localbus@ffe05000 {

		reg = <0x0 0xffe05000 0x0 0x1000>;



		/* NOR */

		ranges = <0x0 0x0 0x0 0xec000000 0x02000000

			  0x1 0x0 0x0 0xffa00000 0x00040000

			  0x2 0x0 0x0 0xffb00000 0x00020000>;

	};



	soc: soc@ffe00000 {

		ranges = <0x0 0x0 0xffe00000 0x100000>;

	};



	pci0: pcie@ffe09000 {

		reg = <0x0 0xffe09000 0x0 0x1000>;

		ranges = <0x2000000 0x0 0xe0000000 0x0 0xa0000000 0x0 0x20000000

			  0x1000000 0x0 0x00000000 0x0 0xffc10000 0x0 0x10000>;

		pcie@0 {

			ranges = <0x2000000 0x0 0xe0000000

				  0x2000000 0x0 0xe0000000

				  0x0 0x20000000



				  0x1000000 0x0 0x0

				  0x1000000 0x0 0x0

				  0x0 0x100000>;

		};

	};



	pci1: pcie@ffe0a000 {

		reg = <0x0 0xffe0a000 0x0 0x1000>;

		ranges = <0x2000000 0x0 0xe0000000 0x0 0x80000000 0x0 0x20000000

			  0x1000000 0x0 0x00000000 0x0 0xffc00000 0x0 0x10000>;

		pcie@0 {

			ranges = <0x2000000 0x0 0xe0000000

				  0x2000000 0x0 0xe0000000

				  0x0 0x20000000



				  0x1000000 0x0 0x0

				  0x1000000 0x0 0x0

				  0x0 0x100000>;

		};

	};

};



/include/ "p1020utm-pc.dtsi"

/include/ "fsl/p1020si-post.dtsi"

arch/powerpc/boot/dts/p1020utm-pc_36b.dts

0 → 100644
+89 −0
Original line number Diff line number Diff line 
/*

 * P1020 UTM-PC Device Tree Source (36-bit address map)

 *

 * Copyright 2012 Freescale Semiconductor Inc.

 *

 * Redistribution and use in source and binary forms, with or without

 * modification, are permitted provided that the following conditions are met:

 *     * Redistributions of source code must retain the above copyright

 *       notice, this list of conditions and the following disclaimer.

 *     * Redistributions in binary form must reproduce the above copyright

 *       notice, this list of conditions and the following disclaimer in the

 *       documentation and/or other materials provided with the distribution.

 *     * Neither the name of Freescale Semiconductor nor the

 *       names of its contributors may be used to endorse or promote products

 *       derived from this software without specific prior written permission.

 *

 *

 * ALTERNATIVELY, this software may be distributed under the terms of the

 * GNU General Public License ("GPL") as published by the Free Software

 * Foundation, either version 2 of that License or (at your option) any

 * later version.

 *

 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY

 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED

 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE

 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY

 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES

 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;

 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND

 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT

 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS

 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 */



/include/ "fsl/p1020si-pre.dtsi"

/ {

	model = "fsl,P1020UTM-PC";

	compatible = "fsl,P1020UTM-PC";



	memory {

		device_type = "memory";

	};



	lbc: localbus@fffe05000 {

		reg = <0xf 0xffe05000 0x0 0x1000>;



		/* NOR */

		ranges = <0x0 0x0 0xf 0xec000000 0x02000000

			  0x1 0x0 0xf 0xffa00000 0x00040000

			  0x2 0x0 0xf 0xffb00000 0x00020000>;

	};



	soc: soc@fffe00000 {

		ranges = <0x0 0xf 0xffe00000 0x100000>;

	};



	pci0: pcie@fffe09000 {

		reg = <0xf 0xffe09000 0x0 0x1000>;

		ranges = <0x2000000 0x0 0xe0000000 0xc 0x20000000 0x0 0x20000000

			  0x1000000 0x0 0x00000000 0xf 0xffc10000 0x0 0x10000>;

		pcie@0 {

			ranges = <0x2000000 0x0 0xe0000000

				  0x2000000 0x0 0xe0000000

				  0x0 0x20000000



				  0x1000000 0x0 0x0

				  0x1000000 0x0 0x0

				  0x0 0x100000>;

		};

	};



	pci1: pcie@fffe0a000 {

		reg = <0xf 0xffe0a000 0 0x1000>;

		ranges = <0x2000000 0x0 0xe0000000 0xc 0x00000000 0x0 0x20000000

			  0x1000000 0x0 0x00000000 0xf 0xffc00000 0x0 0x10000>;

		pcie@0 {

			ranges = <0x2000000 0x0 0xe0000000

				  0x2000000 0x0 0xe0000000

				  0x0 0x20000000



				  0x1000000 0x0 0x0

				  0x1000000 0x0 0x0

				  0x0 0x100000>;

		};

	};

};



/include/ "p1020utm-pc.dtsi"

/include/ "fsl/p1020si-post.dtsi"